Memory location2017H through 2020H contain, respectively, OAH, 9BH, C2H, and A8H. What does AX or AL contain after each instruction? (Assume that SI=2017H, BP=0001H, DS=0000H) (a) MOV AL, [SI]; (b) MOV AL, [SI+2]; (c) MOV AX, [SI][BP] ; (d) MOV AX, 0592H; (e)MOV AL, [SI+BP+2] ;

Memory location2017H through 2020H contain, respectively, OAH, 9BH, C2H, and A8H. What does AX or AL contain after each instruction? (Assume that SI=2017H, BP=0001H, DS=0000H) (a) MOV AL, [SI]; (b) MOV AL, [SI+2]; (c) MOV AX, [SI][BP] ; (d) MOV AX, 0592H; (e)MOV AL, [SI+BP+2] ;

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

16. The contents of Register (BL) and Register (AL) of 8085 microprocessor are 49H and 3AH respectively. The contents of AL, the status of carry flag (CF) and sign flag (SF) after executing 'SUB AL, BL' assembly language instruction, are a. AL=0FH; CF=1; SF=1 b. AL=F0H; CF=0; SF=0 c. AL=F1H; CF=1; SF=1 d. AL=1FH; CF=1; SF=1
Assume for arithmetic, load/store, and branch instructions, a processor has CPIs for 1, 12, and 5respectively. Also assume that on a single processor a program requires the execution of 2.56*10^9arithmetic instructions, 1.28*10^9 load/store instructions, and 256 million branch instructions. Assumethat each processor has a 2GHz clock frequency. Assume that, as the program is parallelized to run overmultiple cores, the number of arithmetic and load/store instruction per processor is divided by 0.7xp(where p is the number of processors) but the number of branch instructions per processor remains thesame. a- Find the total execution time for the program on 1,2,4, and 8 processors, and show the relativespeedup of the 2,4, and 8 processor result relative to single processor result. b- If the CPI of the arithmetic instruction was doubled, what would be the impact be on theexecution time of the program on 1,2,4, and 8 processors? c- To what should the CPI of load/store instructions be…
5. Consider the 2-address instruction SUB R1, X which subtract the contents of location X from the contents of register R1 and places the result in R1. The ALU can complement either of its inputs, but it cannot subtract. Integers are stored in two’s complement representation.List the sequence of micro-operations to implement the instruction. Assume processor registers PC, MAR, MBR, IR with their usual meanings
A 32-bit computer has 32 registers, and a memory addressed by bytes with two cycles for reading and writing operations. Consider the instruction ADD, R1, addr. This instruction adds the value stored in R1 to the value stored in the memory address addr, and stores the result in the register R1. a) Show a possible format for this instruction, having into account that the computer has 100 machine instructions and the addresses are represented using 32 bits. b) Indicate the elemental operations and control signals needed to execute the previous instruction.
Consider the following instruction sequence where registers R1,R2 and R3 are general purpose and MEMORY[X] denotes the content at the memory location X. InstructionMOV R1,(5000)MOV R2,(R3)ADDR2,R1MOV (R3),R2INC R3DEC R1BNZ 1004HALTSemanticsR1←MEMORY[5000]R2←MEMORY[R3]R2←R1+R2MEMORY[R3]←R2R3←R3+1R1←R1−1Branch if not zero to thegiven absolute addressStopInstruction Size (bytes)44242221 Assume that the content of the memory location 5000 is 10, and the content of the register R3 is 3000. The content of each of the memory locations from 3000 to 3020 is 50. The instruction sequence starts from the memory location 1000. All the numbers are in decimal format. Assume that the memory is byte addressable. After the execution of the program, the content of memory location 3010 is
Fill in blank Suppose that segmentation method is used for memory management. Process A has these three values in its base registers: 32KB for code segment, 34KB for heap segment, and 28KB for stack segment. In the virtual memory of process A, the code segment takes the space from 0KB to 2KB, where its base register provides the relocation of 0KB. The heap segment takes the space from 4KB to 7KB, where its base register provides the relocation of 4KB. To fetch an instruction at virtual address 205, the kernel will use physical address ---------- (in decimal). To load a value to a register from the heap location with virtual address 4300, the kernel will use physical address ----------
17. Consider the following hypothetical instruction: SubMem R1, mem1, mem2 This instruction works as follows: \[ \mathrm{R} 1 \leftarrow \text { [mem1] - [mem2] } \] In a multi-cycle datapath implementation, this instruction will: a. Use the MDR twice b. Use the ALU once c. Use the "shift to left" unit twice d. None of the above Answer: B 18. Consider the following hypothetical instruction: Mems mem1, R1, mem2 This instruction works as follows: \[ \text { [mem1] } \leftarrow \mathrm{R} 1 \text { - [mem2] } \] One of the following is correct about this instruction: a. It will not need theBregister b. It will require priting into MDR twice c. It will require writing into the ALUout three times d. None of the above Answer: A 19. By comparing the hypothetical instructions given in Questions (17) and (18), if we run these instructions on the same processor, then one of the following is correct: a. Both instructions have the same CPI b. Mems executes faster than SubMem c. SubMem executes…
Consider the following store instruction: SW R1, 0x000F(R0). Assume that the registers R0 and R1 are initialized with 0x00000001 and 0x53A78BC Frespectively. A section of the MIPS byte addressable data memory is shown. Give the memory word of the following memory locations after the SW operation: (a). 0x00000015. (b). 0x00000014. (c). 0x00000013. (d) 0x00000012.(e). 0x00000011. (f). 0x00000010.
Q1: Suppose the hypothetical processor has two I/O instructions: (3+3+3)0011=Load AC from I/O0111=Store AC to I/OIn this case, the 12-bit address identifies a particular external device. Show the program execution using figure for the following program:a) Load AC from device 6b) Add contents of memory location 880c) Store AC to device 7 (Note: Question is to be solved similar to the pictures attached with minimum explaination of a line or two with the steps and SHOULD include the memory location 880 as stated in the question)
21. a. Describe the basic format of an instruction, ensure to describe what each element in this format does. b. What are the RTN/Ls for the following MARIE instructions:a. Store Xb. Add Xc. Inputd. Halte. Skipcondf. Jump X c. Given the following memory values and a one-address machine with an accumulator: Word 10 contains 30 Word 20 contains 40 Word 30 contains 50 Word 40 contains 60 What values do the following instructions load into the accumulator? a. Load IMMEDIATE 10 b. Load DIRECT 10c. Load INDIRECT 10 d. Load IMMEDIATE 20 e. Load DIRECT 20 f. Load INDIRECT 20
Consider the following fragment of C code for (i=0; i<=100; i=i+1) { a[i] = b[i] + c; } Assume that a and b are arrays of words and the base address of a is in register x17 and the base address of b is in x18. Register x19 is associated with variable i and register x20 with c. Write the code for RISC-V. How many instructions are executed during the running of the code? How many memory data references will be made during execution?
By using an equation off = ( a - b ) / [ ( d x e ) + c ];(a) illustrate the step to realize this equation by using the stack concept. (b) construct its’ CISC zero address format. (c) construct its CISC one address format. (d) construct the CISC two address format by using only 3 register. (e) In your opinion, do we need to have at least as possible instruction line? Do it will reflectthe performance of computer execution time?