Q2/ Assuming that the registers have the following values (all in hex) and that CS=1000, DS=2000, SS=3000, SI=4000, DI=5000, BX=6080, BP=7000, AX=25FF, CX=8791 and DX=1299. compute the physical address of the memory for 1. Instruction address 2. Stack address 3. Top of stack 4. String destination address 5. Data address

Q2/ Assuming that the registers have the following values (all in hex) and that CS=1000, DS=2000, SS=3000, SI=4000, DI=5000, BX=6080, BP=7000, AX=25FF, CX=8791 and DX=1299. compute the physical address of the memory for 1. Instruction address 2. Stack address 3. Top of stack 4. String destination address 5. Data address

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter11: Operating Systems

Section: Chapter Questions

Problem 30VE

See similar textbooks

Similar questions

The MSP430 can move/copy a byte or a word at a time using the instructions mov.b and mov.w respectively. In particular, the instructions mov.b &source_address, R4 mov.w &source_address, R4 copy the byte or word that resides at the given address (&source_address) to the given destination (the core register R4 in the CPU). Which of the following instructions are valid? (a) mov.b &0x1C03, R4 (b) mov.w &0x1C02, R4 (c) mov.b &0x1C00, R4 (d) mov.w &0x1C05, R4
8051 microcontroller embedded systems question a. LCALL is a ……………….byte instruction.b. ACALL is ……………..byte instruction.c. The ACALL target address is limited to ……………… bytes from the present Pc.d. The LCALL target address is limited to ………. bytes from the present Pc.e. When LCALL is executed, how many bytes of the stack are used?f. When ACALL is executed, how many bytes of the stack are used?g. Why do the PUSH and POP instructions in a subroutine need to be equal in number?h. Describe the action associated with the POP instruction.
1. Name all of the general purpose registers and some of their special functions. 2. How are the segment registers used to form a 20-bit address? 3. (a) If CS contains 03E0H and IP contains 1F20H, from what address is the next instruction fetched? (b) If SS contains 0400H and SP contains 3FFEH, where is the top of the stack located? (c) If a data segment deigns at address 24000H, what is the address of the last location in the segment? 4. Explain what the instruction array and data caches are used for. 5. What is the EU and BIU, and what purpose in the microcomputer? 6. Two memory locations, beginning at address 3000H, contain the bytes 34H and 12H. What is the word stored at location 3000H? See Figure 2.26 for details. Address 3000 Data 34 3001 12 Figure 2.26 For question 6 7. What is a physical address? What are the differences between the 8086 logical and physical memory maps? 8. May memory segments overlap? If so, what is the minimum number of overlapped bytes…
Q5: Choose the correct answer for the following (Choose FIVE Only)1. .......... instructions is not valid.a. MOV DS, 3000H b. POP CX c. DAA2. When the word is to be popped from the top of the stack, the value of stack pointer is ......a. incremented by 1 b. incremented by 2 c. decremented by 23. A microprocessor has .............. Data Busa. unidirectional b. bi-directional c. Both4. A microprocessor requires ........... power supply.a. +10V b. +7V c. +5V5. ........... instruction is not conditional jump instructiona. JA b. JMP c. JE6. According to Moor’s Law, number of transistors on an integrated circuit .......... .a. doubled every two years b. tripled every two years c. not change.
Assume the PC has the address 0x021A when FETCH INSTRUCTION phase begins. After that first instruction executes, which one describes the second instruction to execute? a) LDR R4 with a value from memory b) LDR R5 with a value from memory c) ADD R4 to R5 and save result in R7 d)
Suppose a computer using fully associative cache has 224 bytes of byte-addressable main memory and a cache of 128 blocks, where each cache block contains 64 bytes. a) How many blocks of main memory are there? b) What is the format of a memory address as seen by the cache, i.e., what are the sizes of the tag and offset fields? c) To which cache block will the memory address 0x01D872 map?
Microprocessor 8086 Code Mov 0058H ,04H Mov 0053H,06H So when I calculate physical address in formula Ds*10+offset address I get my Ds indicates 3000 So 3000*10+0058=30058 physical address When try to find 30058 in the memory location in emu8086 I couldn’t find this physical address in the memory but I see another address is that I am wrong in this way What want to do is When go to 30058 physical address in this address to value of 04H on its data a m wrong?
Please help with the following in regards to Nand2Tetris, and hack code, so hack assembly and hack vm. There can be more that one answer to a question if so please explain why. 1a. The A-instruction in the Hack computer performs a. direct addressing. b. immediate addressing. c. indirect addressing. d. bitwise addressing. 1b. Each memory address in the Hack computer references a. a single byte. b. a single word. c. multiple words. d. the D-register 1c. Given the following assembly code: (FOO) @FOO 0;JMP The purpose of the code is to : a. test of the value is = = 0 NO-OP b. jump to address 0 in RAM c. return a 0 to the calling code d. create an endless loop e. end the assembly language program 1d. Given a function called foo() that calls another external function bar() which in turn calls a second function called additup(). Indicate the VM line of code indicating the location in the program that control should be return to: a.@Foo.$bar. b. @Foo$bar$additup.ret.1 c.…
Can a specific physical address have more than two logical addresses? Give your opinion with examples. Suppose you have a microprocessor which has 16MB of total physical memory. In this case what would be the size of the address bus?
Topic: 8086 microprocessor Q 1c) AL= 53 CL=29 ADD AL, CL DAA What is the value of AL after execution? Q 1d) MOV AL, 4929H, what will be the value of AL after execution?
Q:Answer the following sentence with (True) or (False) and correct the false answer: 1. You can input data of size 16-bit through the fixed port. 2. In the maximum mode, the status signals S₁, S₂ and S3 are controlled by the bus controller. 3. HLDA is an output signal. 4. In 8086, when executing the instruction MOV AL, [SI+100D H] where SI-100AH, Ao=0 and BHE=1 5. When S, is 0, the TF is disabled.
Suppose a computer using fully associative cache has 224 words of main memory and a cache of 128 blocks, where each cache block contains 16 words. a. How many blocks of main memory are there? b. What is the format of a memory address as seen by the cache, that is, what are the sizes of the tag and word fields? c. To which cache block will the memory reference 01D87216 map?