Using three D flip-flops and a PLA implement a 3-bit Gray code up/down counter. The single- bit input X = 0 denotes that the counter counts up at each clock cycle whereas X = 1 denotes that the counter counts down at each clock cycle. The outputs are the value of the counter. A Gray code is a sequence of binary numbers with the property that no more than 1 bit changes in going from one element of the sequence to another. For example, a 3-bit binary Gray code up sequence is given by: 000, 001, 011, 010, 110, 111, 101, 100. The Gray code is cyclic so that the value after 100 in the sequence is 000. The Gray code down sequence is the above sequence traversed in the opposite direction.

Using three D flip-flops and a PLA implement a 3-bit Gray code up/down counter. The single- bit input X = 0 denotes that the counter counts up at each clock cycle whereas X = 1 denotes that the counter counts down at each clock cycle. The outputs are the value of the counter. A Gray code is a sequence of binary numbers with the property that no more than 1 bit changes in going from one element of the sequence to another. For example, a 3-bit binary Gray code up sequence is given by: 000, 001, 011, 010, 110, 111, 101, 100. The Gray code is cyclic so that the value after 100 in the sequence is 000. The Gray code down sequence is the above sequence traversed in the opposite direction.

Electric Motor Control

10th Edition

ISBN:9781133702818

Author:Herman

Publisher:Herman

Chapter22: Sequence Control

Section: Chapter Questions

Problem 6SQ: Draw a symbol for a solid-state logic element AND.

See similar textbooks

Similar questions

Design a 3-bit up counter circuit using JK flip-flops that counts in binary sequence from 000 to 111 and then resets. Provide the truth table and the circuit diagram.
A binary pulse counter can be constructed byinterconnecting T-type flip-flops in an appropriatemanner. Assume it is desired to construct a counterwhich can count up to 10010. a. How many flip-flops would be required?b. Sketch the circuit needed to implement this counter.
Construct a 4-bit ring counter using T flip-flops and demonstrate its operation. Provide the truth table, state diagram, and explain how the '1' bit shifts around the sequence of flip-flops creating a ring pattern.
A Gray code is a sequence of binary numbers with the property that no more than 1 bit changes in going from one element of the sequence to another. For example, here is a 3-bit binary Gray code: 000, 001, 011, 010, 110, 111, 101, and 100. Using three D flip-flops and a PLA, construct a 3-bit Gray code counter that has two inputs: reset, which sets the counter to 000, and inc, which makes the counter go to the next value in the sequence. Note that the code is cyclic, so that the value aft er 100 in the sequence is 000.
A circuit is to be designed that generates the following sequence of values on each rising edge of an external clock signal that is connected to the clock inputs of the flip flops. There is no external input. 1, 2, 4, 8, 1, 2, 4, 8, ... It is to be constructed using D-flip-flops in two ways: A. Using four D flip-flops. Additional combinational components may be used. B. Using two D flip-flops. Additional combinational components may be used.
Design a counter with JK flip-flops that counts primary numbers (2,3,5,7,11,13) in loop, show the state diagram, truth table, k-map. Finally draw the circuit.
Using two D flip-flops only, Design asynchronous Counter. The Counter counts in the sequence 1, 6, 3, 7, 1, 6, 37, 1,.. When its enable input x is equal to 1; otherwise, it is idle.
Construct a 3-bit counter using three D flip-flops and a selection of gates. Th e inputs should consist of a signal that resets the counter to 0, called reset, and a signal to increment the counter, called inc. The outputs should be the value of the counter. When the counter has value 7 and is incremented, it should wrap around and become 0.
A city council has three members, A, B, and C. Each member votes on a proposition (1 for yes, 0 for no). Find a minimized SOP logic expression having inputs A, B, and C and output X that is high when the majority vote is yes and low otherwise. Show that the minimized logic circuit checks to see if any pair of the three board members have voted yes. Repeat for a council with five members.
Suppose that you want to design a new flip-flop and name it as AMflip-flop. This AM flip-flop behaves as follows: If A = 1, the flip-flopcomplements the current state. If A =0, the next state of the flip-flopis equal to the value of M.a. Derive the characteristic table for the AM flip-flop.b. From the characteristic tables of both flip-flops, the JK and theAM (that you have derived in part a), find the equivalent valuesof J & K for each of the AM states.For example, if for A= 0, M=0, Q(‡+1) was, say, x; then youshould find the equivalent combination of J & K that producesthe same output.c. Based on the result that you have obtained in part b, show howa JK flip-flop can be converted to an AM flip-flop by addinggate(s) and inverter(s).
Design a state machine that will control the sequence of the display (see Figure 4.1b). Your design should include three edge triggered D flip-flops, with each of the components controlled by one D flip-flop. Individual states of the sequence have been pre-defined (see Figure 4.1b), and the sequence should be run as an infinite loop. Any unused states can be treated as Don’t Cares. c) use Karnaugh Maps to derive input equations the three D flip-flops. Show the full circuit design for the display control unit. Use a block diagram for each D flip-flop.
Regarding flip-flops, it can be said that: Choose an option:A. the D flip-flop is achieved through a JK master-slave flip-flop with the J and K inputs short-circuited (one connected to the other). B. in the SR flip-flop, the condition of S = R = 1 is allowed. C. when the inputs of a JK flip-flop are at a high level, the output will assume a logic level opposite to the previous output. D. in flip-flop outputs, there is only one possible output state. E. the T flip-flop is obtained through a JK master-slave flip-flop with the K input inverted (by inverter) in relation to the J input.