A benchmark program is run on a 50 MHz processor. The executed program consists of 200,000 instruction executions, with the following instruction mix and clock cycle count: Instruction Type Integer arithmetic Data transfer Floating point Control transfer Instruction Count Cycles per Instruction 55000 2 3 2 75000 44000 26000 Determine the effective CPI? Answer:

A benchmark program is run on a 50 MHz processor. The executed program consists of 200,000 instruction executions, with the following instruction mix and clock cycle count: Instruction Type Integer arithmetic Data transfer Floating point Control transfer Instruction Count Cycles per Instruction 55000 2 3 2 75000 44000 26000 Determine the effective CPI? Answer:

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter4: Processor Technology And Architecture

Section: Chapter Questions

Problem 2PE: If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the...

See similar textbooks

Similar questions

Consider a multilevel computer in which levels are vertically stacked, with the lowest level being level 1. Each level has instructions that are m times as powerful as those of the level below it; that is, one level r instruction can do the work of m instructions at level r-1. However, n instructions at level r-1 are required to interpret each instruction at level r. Given this, answer the following questions: If a level 1 program requires k seconds to run, how long would the equivalent program take to run at levels 2, 3 and 4. Express your answer in terms of n, m, and r. What is the performance implication for the program if n > m? Conversely, what is the implication if m > n? Which case do you think more likely? Why?
Will upvote! Find the memory address of the next instruction executed by the microprocessor, when operated in the real mode, for the following CS:IP and 80286 register combinations: a. DS=2F2E & DX=9D64 b. CS=9F7A & IP=AB27 c. ES=DE21 & DI=D75F d. SS=FF5C & BP=92B8 e. DS=DC67 & CX=2FE8
What happens if an instruction isn't received, and it's recorded on VA page 30? Software-managed TLBs are quicker than hardware-managed TLBs in the following scenarios:
Consider the following instruction:Instruction: Add Rd, Rs, RtInterperation: Reg[Rd] = Reg[Rs] + Reg[Rt] RegWrite MemRead ALUMux MemWrite ALUOp RegMux Branch a, What are the values of control signals generated by the control in Figure 4.2 for the above instruction? b, Which resources (blocks) perform a useful function for this instruction? c, Which resources (blocks) produce outputs, but their outputs are not used for this instruction? d, which resources (blocks) produce no output for this instruction?
Question: Suppose a program of 600 instructions runs on a 2 GHz processor. The frequency of instructions and the clock cycle counts per instruction are given as follows. What is the average CPI of this instruction mix? Operation Frequency Clock Cycles ALU operations 55% 1 Loads/Stores 30% 2 Branches 15% 3 Question: Continue from the previous question. What is the CPU time of the program in nanoseconds? Question: Suppose a processor P has a 2.5 GHz clock rate and a CPI of 1.5. If the processor executes a program in 3 microseconds, find the number of instructions in the program.
On a uniprocessor, portion A of program P consumes 24 seconds, while portion B consumes 822 seconds. On a parallel computer, moderately serial portion A speeds up 4 times, while perfectly parallel portion B speeds up by the number of processors. 1- What is the speedup of program P on 1,024 processors? _______ times 2- How many processors are required to achieve at least half the theoretical maximum possible speedup on P?
What happens if VA page 30 is written even if an instruction was not accepted? An instance of a software-managed TLB would outperform a hardware-managed TLB in the following cases:
A certain processor uses separate instruction and data caches with hit ratios 97% and 94% respectively. The access time from the processor to either cache is 1 clock cycle, and the block transfer time between the caches and main memory is 67 clock cycles. Among blocks replaced in the data cache, 21% is the percentage of dirty blocks (Dirty means that the cache copy is different from the memory copy). Assuming a write-back policy, what is the AMAT for the instructions in this system? Round to 2 decimal places.
Evaluate the statement below and show how to compile it into MIPS (Million Instructions Per Second) code by using instruction set machine of three-address, two-address, and one-address. F = (X+Y) (VW)
What happens if an instruction is not accepted and it writes to VA page 30? In the following scenarios, a software-managed TLB would be faster than a hardware-managed TLB:
Consider the following portions of three different programs running at the same time on three processors in a symmetric multicore processor (SMP). Assume that before this code is run, W is 10, X= 50, Y=15, Z=5. Core 1: Total = W+ X;Core 2: Total = W - Y;Core 3: Total = W + Z; b) What are all the possible resulting values of Total? For each possible outcome, explain how we might arrive at those values. You will need to show all possible interleavings of instructions. c) How could you make the execution more deterministic so that only one set of values is possible?
Consider three different processors P1, P2, and P3 executing the same instructionset. P1 has a 3GHz clock rate and a CPI of 1.5. P2 has a 2.5GHz clock rate and a CPI of 1.0, P3has a 4GHz and a CPI of 2.5.a) Which processor has the highest performance expressed in instructions per second?b) If the processors each execute a program in 5 seconds, find the number of cycles and thenumber of instructions.c) We are trying to reduce the execution time by 20% but this leads to an increase of 15% inthe CPI. What clock rate should we have to get this time reduction?