Given a 256x 8 RAM chip, you are asked to build a memory with capacity of 2048 words with a word size equal 16 bits. a. How many 256×8 RAM chips are needed to provide a memory capacity of 2048 words? Specify the layout of the chips by stating the number of rows and columns. b. How many address bits are needed for the built memory? c. How many RAM chips are there per memory word?

Given a 256x 8 RAM chip, you are asked to build a memory with capacity of 2048 words with a word size equal 16 bits. a. How many 256×8 RAM chips are needed to provide a memory capacity of 2048 words? Specify the layout of the chips by stating the number of rows and columns. b. How many address bits are needed for the built memory? c. How many RAM chips are there per memory word?

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter5: Data Storage Technology

Section: Chapter Questions

Problem 2PE

See similar textbooks

Similar questions

Most Intel CPUs use the __________, in which each memory address is represented by two integers.
If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the fetch cycle is 40% of the processor cycle time, what memory access speed is required to implement load operations with zero wait states and load operations with two wait states?
How many bits are required to address 4G Bytes main memory if a) Main memory is byte-addressable? b)Main memory is word-addressable? (word size is 32 bits or 4 Bytes) c)If the main memory will be built on 512M Bytes memory chips, how many RAM chips are needed?
(a) How many 32 K×8 RAM chips are needed to provide a memory capacity of 256 K bytes?1. How many lines of the address must be used to access 256 K bytes? How many of these lines are connected to the address inputs of all chips?2. How many lines must be decoded for the chip select inputs? Specify the size of the decoder.
Suppose that a 64 Mega x 16 bits main memory is built using 16M x 8 bits chips of RAM and memory is word addressable. a. How many RAM chips are necessary? ______ b. How many RAM chips are needed for each memory word? _______ c. How many address bits are needed for each RAM chip? _______ d. How many address bits are needed for all memory? _______
To the best of your ability, calculate the minimal number of bits required in the MAR for each of the following memory sizes. What is the real number of memory cells in a 640 KB memory unit that is claimed to have 640 KB? What do you think about 512 MB of RAM? What do you think about 2 GB of RAM? Explain the role that read-only memory (ROM) plays in the architecture of a computer system and why it is used. What kind of information is stored in read-only memory (ROM), and how does that information get into the memory in the first place?
Suppose that a 64M x 16 main memory is built using 512K × 8 RAM chips and memory is word-addressable. a) How many RAM chips are necessary?b) If we were accessing one full word, how many chips would be involved?c) How many address bits are needed for each RAM chip?d) How many banks will this memory have?e) How many address bits are needed for all of memory?f) If high-order interleaving is used, where would address 32(base 10) be located? (Your answer should be "Bank#, Offset#")g) Repeat (f) for low-order interleaving.
It is not obvious why cache memory is required given that random access memory (RAM) can already be used in a volatile capacity. Cache memory and RAM are both based on transistors, hence it is unclear why cache memory is required. Do you think it is feasible for a computer to function only with a single kind of memory?
Suppose that a 32M X 32 memory built using 512K X 8 RAM chips and memory is word-addressable. 1) How many RAM chips are necessary? 2) If we were accessing one full word, how many chips would be involved? 3) How many address bits are needed for each RAM chip? 4) How many banks will this memory have? 5f) If high-order interleaving is used, where would address 0x11011 be located? (Answer should be: bank# & offset#)
Suppose that a 2M × 16 main memory is built using 256K × 8 RAM chips and that memory is word addressable.1. a) How many RAM chips are necessary?2. b) If we were accessing one full word, how many chips would be involved? 3. c) How many address bits are needed for each RAM chip?4. d) How many banks will this memory have?5. e) How many address bits are needed for all memory?6. f) If high-order interleaving is used, where would address 14 (which is E in hex) be located?7. g) Repeat exercise 9f for low-order interleaving.
Suppose that 16M × 16 memory built using 512K × 8 RAM chips and that memory is word addressable.1. a) How many RAM chips are necessary?2. b) If we were accessing one full word, how many chips would be involved? 3. c) How many address bits are needed for each RAM chip?4. d) How many banks will this memory have?5. e) How many address bits are needed for all memory?6. f) If high-order interleaving is used, where would address 14 (which is E in hex) be located?7. g) Repeat exercise 9f for low-order interleaving.
How many 256x8 RAM chips are needed to provide a memory capacity of 4096 bytes? a) How many bits will each address contain? b) How many lines must go to each chip? c) How many lines must be decoded for the chip select inputs? Specify the size of the decoder.