CPU has 20 address pins and 8 data pins. If a RAM chip with a capacity of 16K*8 is used to design a memory with a capacity of 64K*8, the address range is required to be 00000H-0FFFFH. The memory is addressed by bytes. How should it be designed? If it is not convenient, you can please write the calculation process ..thanks a lot

CPU has 20 address pins and 8 data pins. If a RAM chip with a capacity of 16K8 is used to design a memory with a capacity of 64K8, the address range is required to be 00000H-0FFFFH. The memory is addressed by bytes. How should it be designed? If it is not convenient, you can please write the calculation process ..thanks a lot

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter4: Processor Technology And Architecture

Section: Chapter Questions

Problem 4PE

See similar textbooks

Similar questions

If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the fetch cycle is 40% of the processor cycle time, what memory access speed is required to implement load operations with zero wait states and load operations with two wait states?
Most Intel CPUs use the __________, in which each memory address is represented by two integers.
How does pipelining improve CPU efficiency? What’s the potential effect on pipelining’s efficiency when executing a conditional BRANCH instruction? What techniques can be used to make pipelining more efficient when executing conditional BRANCH instructions?
Processor R is a 64-bit RISC processor with a 2 GHz clock rate. The average instruction requires one cycle to complete, assuming zero wait state memory accesses. Processor C is a CISC processor with a 1.8 GHz clock rate. The average simple instruction requires one cycle to complete, assuming zero wait state memory accesses. The average complex instruction requires two cycles to complete, assuming zero wait state memory accesses. Processor R can’t directly implement the complex processing instructions of Processor C. Executing an equivalent set of simple instructions requires an average of three cycles to complete, assuming zero wait state memory accesses. Program S contains nothing but simple instructions. Program C executes 70% simple instructions and 30% complex instructions. Which processor will execute program S more quickly? Which processor will execute program C more quickly? At what percentage of complex instructions will the performance of the two processors be equal?
What is a CPU? What are its primary components?
What is the issue with having only one memory channel in a CPU with eight cores? And what is the answer?
64-bit CPUs with 64-bit address buses can access 264 bytes of memory at a time. Do you think the need for virtual memory would go away if enough physical memory could be added to these systems in a cost-effective way? Say what you think about it.
Suppose that A 8051 family CPU with 8K bytes on-chip ROM, please give the ROM memory address (6’). Also please give the initial address location and the maximum address location of 8051 family CPU (6’).
2. This question is about Digital Logic and Address DecodingA computer is being designed using a microprocessor with a 16-bit address bus (A0—A15, where A0 is the least significant bit). The 64K address space is to be split betweenand allocated to RAM, ROM and I/O hardware as follows:Address Range (hex) Contains Select Signal0x0000 — 0x1FFF Main RAM RAMCS0x8000 — 0x9FFF Video RAM VRAMCS0xB000 — 0xBFFF I/O hardware IOCS0xC000 — 0xCFFF BASIC ROM BROMCS0xF000 — 0xFFFF OS ROM OSROMCSThe rest of the address space is unused.Note: As with many computer systems, it its only necessary to decode addresses to sufficiently identify each of the sections above uniquely. It is acceptable for some parts to be decodeable by more than one address provided these extra addresses do not overlap any of the other specified address ranges. Using a combination of AND, OR and NOT gates and the signals (A12 — A15) that contain the top four bits of the address in binary form: a. Derive the equation for a logic…
What is the main difference between a microcontroller and a general purpose microprocessor? What is meant by an embedded system? Give examples of such a system? State the major difference between the 8051 and the 8031 microcontrollers? What is the size of the on-chip ROM and internal RAM of the 8752 microcontroller? What is the RAM address space of memory Bank 3? If the crystal frequency of an 87C52 microcontroller chip is 22.1184 MHz, determine the machine cycle, and the time required to execute three instructions, each taking one machine Sketch a block diagram for an 8031 microcontroller chip connected to an external EPROM of (64K × 8 bits) organization. What is the function of the ALE pin in the 8051 microcontroller? Show what is the difference between connecting the EA pin to power supply VCC and to ground? Sketch a practical 8051 microcontroller circuit used to drive four LEDs with active high inputs connected to port 0. How many pins are associated to the 4 I/O ports? What are…
Q 1. Answer the following short questions. Support your answers with diagram, where needed: How the LIFO memory differs to FIFO Memory. Which type of addressing mode is used by the Instruction: ADD [BX+2], AX? What is the equivalent of a Binary number: 00110100011012 in octal and hexa-decimal. How much memory space is addressable (in bytes) by a microprocessor, if it uses 36 address lines? If Base address = A000H, Physical address = A0345H, then the offset add = ___________? Why address bus is unidirectional and data bus is bidirectional in 8086?
To compute C, you may want to think about utilising a computer with either a single core or four cores that share memory. Determine how much faster the computer with four cores will be without considering memory limits.