The Pentium 4 Prescott processor, released in 2004, had a clock rate of 3.6 GHz and voltage of 1.25 V. Assume that, on average, it consumed 10 W of static power and 90 W of dynamic power. If the total dissipated power is to be reduced by 10%, how much should the voltage be reduced to maintain the same leakage current? Note: power is defined as the product of voltage and current

The Pentium 4 Prescott processor, released in 2004, had a clock rate of 3.6 GHz and voltage of 1.25 V. Assume that, on average, it consumed 10 W of static power and 90 W of dynamic power. If the total dissipated power is to be reduced by 10%, how much should the voltage be reduced to maintain the same leakage current? Note: power is defined as the product of voltage and current

Operations Research : Applications and Algorithms

4th Edition

ISBN:9780534380588

Author:Wayne L. Winston

Publisher:Wayne L. Winston

Chapter20: Queuing Theory

Section20.6: The M/m/s/gd/∞/∞ Queuing System

Problem 1P

See similar textbooks

Similar questions

The various operations in a computer are stored either in the cache or memory. Franko phones, a computer assembly plant in Ghana has come out with a three level cache computer. If their computer has main memory access time 1200nsand the first, second and third caches have 500ns, 400ns and 200ns access times respectively. If h1, h2 and h3 are respectively 0.7, 0.6 and 0.5a) Generate an equation for computing the average access time of the new computer.Using your equation determine the average access time. Assuming cache 2 goes down, but this does not affect the operation of the computer, refine your equation in “a” above and compute the new average access time. explain how you arrived at your answer.
Suppose we have four jobs in a computer system, in the order JOB1, JOB2, JOB3 and JOB4. JOB1 requires 8 s of CPU time and 8s of I/O time; JOB2requires 4s of CPU time and 14s of disk time; JOB3 requires 6s of CPU time; and,JOB4 requires 4s of CPU time and 16s of printer time. Define the followingquantities for system utilization:• Turnaround time = actual time to complete a job• Throughput = average number of jobs completed per time period T• Processor utilization = percentage of time that the processor is active (notwaiting)Compute these quantities (with illustrations if needed) in each of the followingsystems:a. A uniprogramming system, whereby each job executes to completion beforethe next job can start its execution.b. A multiprogramming system that follows a simple round-robin scheduling. Eachprocess gets 2s of CPU time turn-wise in a circular manner
38. Consider a computer system with 6 tape drives and 'n' processes completing for them. What is the maximum value of 'n' for the system to be deadlock free? (Assuming that each processes may need 3 tape drives) a. 3 b. 2 c. 4 d. 7
The various operations in a computer are stored either in the cache or memory. Franko phones, a computer assembly plant in Ghana has come out with a three-level cache computer. If their computer has main memory access time 1200ns and the first, second and third caches have 500ns, 400ns and 200ns access times respectively. a) generate an equation for computing the average access time of the new computer. b) Using your equation determine the average access time c) Assuming cache 2 goes down, but this does not affect the operation of the computer, refine your equation in “a” above and compute the new average access time. d) Critically explain how you arrived at your answer in “c” above
The Noname Computer Company builds a computer designated model ICU2. It imports the motherboard of the computer from Taiwan, but the company inserts the sockets for the chips and boards in its plant in Lubbock, Texas. Each computer requires a total of ninety 64K dynamic random access memory (DRAM) chips. Noname sells the computers with three add-in boards and two disk drives. The company purchases both the DRAM chips and the disk drives from an outside supplier. Suppose that the forecasted demands for the computer for weeks 6 to 11 are 220, 165, 180, 180, 175, and 250. The starting inventory of assembled computers in week 6 will be 75, and the production manager anticipates returns of 30 in week 8 and 10 in week 10. The product structure diagram for the ICU2 computer is given in the Figure below. Determine the MPS for the computers. Determine the planned order release for the motherboards assuming a lot-for lot scheduling rule. Determine the schedule of outside orders for the disk…
Consider a three-level memory hierarchy, M1, M2 and M3, with access times 1, 10 and 100 clock cycles, costs per byte $0.02, $0.01 and $0.001, and capacities 64K, 512K and 4G Bytes, respectively. (Note that the access times are between the CPU and corresponding memory level). The M1 and M2 hit ratios are 98%, 91%, respectively. What is the AMAT for this system? Round your answer to two decimal places.
Given memory partitions of 100KB, 500KB, 200KB, 300KB, and 600KB (in order), how wouldeach of first fit and best fit place processes of 212 KB, 417 KB, 112 KB, and 426KB (in order).Which one makes the most efficient use of memory?
Consider a three-level memory system, where the access time for the cache is T1 nanoseconds, main memory access time is T2 microseconds, and disk access time is T3 milliseconds. Main memory hit ratio is estimated to be 40%. a) What are the minimum and the maximum possible access times? Show your work. b) If the cache hit ratio H is 60%. What is the relation between T1, T2, and T3 to achieve an average access time less than 10 * T1. Show your work.
Question 1: Consider following scenario for a program running on two computers A and B.Computer AExecution time = 10 SClockRate = 2 GHzComputer BExecution time = 8SNo of clock cycles of B 1.1XNo of clock cycles of computer AFind out the clock rate for computer B?
Calculate the CPU execution time (expressed in milliseconds) of a program with 10 million instructions on a 2.5 GHz CPU with the following basic instruction-type breakdowns and CPIs: Arithmetic: 60%, CPI = 2 Load & Store (assuming perfect caches): 25%, CPI = 5 Branching: 15%, CPI = 3 In addition, you are told that the overall cache miss rate for instructions is 1%, the overall cache miss rate for data is 3%, and the cache miss penalty is 100 cycles. You can ignore the hit time (consider it zero).
Find conjunction of propositions p and q where p is the proposition ”Rabeeca's PC has more than 32 GB free hard disk space" and q is the proposition ”The processor in Rabeeca's PC runs faster than 1 GHz".
Obtain the average waiting time, and the turnaround time, including CPU Utilization and throughput, and draw the chart for the following set of processes using Non-P SJF, and SRTF. Process Burst Time Arrival Time A 10 0 B 6 5 C 7 7 D 3 5 E 1 3