With these characteristics for a processor: Base CPI: 1.2 Processor speed: 2GHZ Main Memory access time: 200ns L1 cache miss rate: 8% L2 cache direct-mapped miss rate: 2% L2 cache direct-mapped access speed: 15 cycles L3 cache 8-way set associative miss rate: 0.5% L3 cache 8-way set associative speed: 40 cycles a) What is the CPI for the system without the L2 cache (all misses access main memory)? Explain/show your work. b) What is the CPI for the system with the addition of the direct-mapped L2 cache? Explain/show your work. c) What is the CPI for the system with the further addition of the 8-way associative L3 cache? Explain/show your work.

With these characteristics for a processor: Base CPI: 1.2 Processor speed: 2GHZ Main Memory access time: 200ns L1 cache miss rate: 8% L2 cache direct-mapped miss rate: 2% L2 cache direct-mapped access speed: 15 cycles L3 cache 8-way set associative miss rate: 0.5% L3 cache 8-way set associative speed: 40 cycles a) What is the CPI for the system without the L2 cache (all misses access main memory)? Explain/show your work. b) What is the CPI for the system with the addition of the direct-mapped L2 cache? Explain/show your work. c) What is the CPI for the system with the further addition of the 8-way associative L3 cache? Explain/show your work.

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter4: Processor Technology And Architecture

Section: Chapter Questions

Problem 2PE: If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the...

See similar textbooks

Similar questions

If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the fetch cycle is 40% of the processor cycle time, what memory access speed is required to implement load operations with zero wait states and load operations with two wait states?
A hierarchical cache-main memory subsystem has the following specifications: (1) Cache access time of 50 nsec (ii) Main memory access time of 500 nsec (iii) 80% of memory request are for read (iv) Hit ratio of 0.9 for read access and the write-through scheme is used. Calculate the following: (a) Average access time of he memory system considering only memory read cycle.
A certain processor has a physical address of 36 bits (a byte addressable memory) and a single word consists of 4 bytes = 32 bits. The cache unit is of size 256 Kbytes with line (block) size of 4 words (16 bytes). This cache has a 2-way set associative organization. The processor makes on the average, one instruction fetch and 0.45 data read/write from memory per instruction. For a block size of 4 words the measured miss rate is 1.5%. We want to investigate the possible benefits of increasing the block size to 8 words (32 Bytes). The estimated miss rate (based on simulation) for this larger block size is 1%. The cache miss penalty is equal to (6 cycles + # of words per block). Assuming that the cost of a reference that hits the cache is 1 cycle, what is the average memory access time for the two block sizes and which block size is the better choice based on the AMAT: 4 or 8 (words)? Round your answers to two decimal places. Assume that the given miss rate is same for both instruction…
Assume the miss rate of an instruction cache is 4% and the miss rate of the data cache is 5%. If a processor has a CPI of 3 without any memory stalls, and the miss penalty is 50 cycles for all misses, determine how much faster a processor would run with a perfect cache that never missed. Assume the frequency of all loads and stores is 44%.
Suppose you have a processor with a base CPI 1.0, assuming all references hit in theprimary cache (L1), and a clock rate of 3 GHz. Assume that you have two caches (L1and L2). L2 cache access time is 10 ns and main memory access time is 200 ns,including all the miss handling. Suppose the miss rate per instruction at the L1 cache is10%, L2 cache is 5%.a) What is the effective CPI?b) What will be the effective CPI if we add a new cache (L3) that has 50 nsaccess time and reduce the miss rate to main memory to 1%?
CPU Clock rate is 500mhz, program takes 45 million cycle to execute . what is the CPU time? In direct mapping, main memory is 16 byte and 4 byte cache block. find the cache block mapping for memory location (0,4,8,12) What is the different between DRAM and SRAM in term of characteristics such as speed, size and cost?
Please explain in detail every step. Thanks 1. Find the total CPI of a computer system using two-level caching under the following assumptions: • base CPI: 1.2 (including primary cache hit time) primary cache hit rate: 95% • chance of missing both primary and secondary cache: 1% • secondary cache hit time: 5ns • Clock rate: 2GHz • main memory access time: 80ns
A computer system contains a main memory of 32K 16-bit words. It also has a 4Kword cache divided into four-line sets with 64 words per line. Assume that the cache is initially empty. The processor fetches words from locations 0, 1, 2, . . ., 4351 in that order. It then repeats this fetch sequence nine more times.The cache is 10 times faster than main memory. Estimate the improvement resulting from the use of the cache. Assume an LRU policy for block replacement.
Consider a 32-bit computer using byte-addressable memory accessing different types of cache. Each cache consists of 256 blocks with one 32-bit word per block. Specify how many bits are used for the tag, index or set, and byte offset for each type of cache listed in the table below. Include steps and explanations
Design a memory map for a system with 64 K of memory space, a 16-bit address bus, and a 8-bit data bus. The system needs to meet the following design requirements: The system needs 20 K of RAM, organized in a contiguous block starting at address 0x1000 . The system needs RAM filling the memory range from 0xA000 to 0xCFFF (inclusive) Your design must be subject to the following constraints in terms of access to memory chips: You can use a maximum of two (2) 8 K×8 RAM chips. You can use a maximum of two (2) 4 K×8 RAM chips. You can use a maximum of two (2) 8 K×8 ROM chips. You can use a maximum of two (2) 4 K×4 ROM chips.
A memory system has a 32 KB byte-addressable main memory and a 1 KB cache where each block contains 16 bytes. Determine the format of the address in each of the cache organizations. In each case list the address fields and the width of each field.a) Direct-mapped cacheb) Fully-associative cachec) 4-way set-associative cache
In designing a computer’s cache system, the cache block or cache line size is an important parameter. Which of the following statements is correct in this context? A smaller block size implies better spatial locality A smaller block size implies a smaller cache tag and hence lower cache tag overhead A smaller block size implies a larger cache tag and hence lower cache hit time A smaller bock size incurs a lower cache miss penalty