A certain computer has a memory of 1M words, and each word is 32 bits long. Each instruction is 32 bits long and is consisted of an opcode field, a register address field to specify one of 32 registers, and a memory address field. How large must the register field be? How large must the address field be? How many different opcodes can be supported by this format? Show your reasoning

A certain computer has a memory of 1M words, and each word is 32 bits long. Each instruction is 32 bits long and is consisted of an opcode field, a register address field to specify one of 32 registers, and a memory address field. How large must the register field be? How large must the address field be? How many different opcodes can be supported by this format? Show your reasoning

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter4: Processor Technology And Architecture

Section: Chapter Questions

Problem 2PE: If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the...

See similar textbooks

Similar questions

Most Intel CPUs use the __________, in which each memory address is represented by two integers.
A(n) ________________ instruction always alters the instruction execution sequence. A(n) ______________ instruction alters the instruction execution sequence only if a specified Condition is true.
_____ is a CPU design technique in which instruction execution is divided into multiple stages and different instructions can execute in different stages simultaneously.
The time it takes to perform the fetch instruction and decode instruction steps is called the execution time. True or false?
How does pipelining improve CPU efficiency? What’s the potential effect on pipelining’s efficiency when executing a conditional BRANCH instruction? What techniques can be used to make pipelining more efficient when executing conditional BRANCH instructions?
Consider a word-addressable computer with 32 bits per word. The instruction set consists of 30 different All instructions have an operation code field, a mode field to specify one of 7 possible addressing modes, a register address field to specify one of 60 available registers, and a memory address field. Each instruction is stored in one word of memory. What is the maximum allowable size for memory? Use KB, MB, or GB as a unit.
If a CPU issues a 32-bit address on the address bus, and the computer uses the high-order 12 bits to access the memory map, with the remaining address lines going directly to memory: a) Exactly how many pages of memory does this computer have? b) What is the size of each page?
A digital computer has a memory unit with 32 bits per word. The instruction set consists of 127 different operations. All instructions have an operation code part (opcode), and an address part (allowing for only one address). Each instruction is stored in one word of memory. How many bits are needed for the opcode? ________ How many bits are left for the address part of the instruction? _______ What is the maximum allowable size for memory? _________
In a computer instruction format, the instruction length is 16 bits, and the size of an address field is 4 Is it possible to have: 15 instructions with 3 addresses, 14 instructions with 2 addresses, 31 instructions with one address, and 16 instructions with zero addresses, using this format? Justify your answer.
I'm confused about the distinction between a 7CH bit address and a 7CH byte address. When referring to a computer's memory map, what address does 7CH represent?
Suppose a machine has word length of 32 bits, and the CPU has 32 registers of 32 bits. Design an instruction system with 64 operations. (1) If it uses register addressing mode and the direct addressing mode in the instruction, what is the maximum main memory space that can be addressed? (2) What are the differences between the based index addressing and index addressing? (3) Introduce at least three of other addressing methods that can be used.
What is the number of required bits for the machine instruction set, knowing that the processor can execute 8 native instructions over an addressing space of 64 addresses, and the processor uses 2-address instructions?