Q. Select the right answer among the given options for the following statements. (i) Given the following instruction mix of a program on a RISC processor: Class CPI Frequency ALU 40% Branch 2 25% | Jump 1 15% Load 4 10% Store 3 10% Find the average CPI. Calculate Execution time for each type of instruction. (ii) Define each of the following: a. Throughput b. CPU Time c. Response Time A program runs for 10 seconds on a computer with 2 GHz clock. Find the number of CPU cycles taken by this program. (iii) (iv) Machine A has clock cycle time=250ps with CPI=2.2 and Machine B has clock cycle time=500 ps with CPI=1.0. Find Execution-Time and declare which of these machines is faster?

Q. Select the right answer among the given options for the following statements. (i) Given the following instruction mix of a program on a RISC processor: Class CPI Frequency ALU 40% Branch 2 25% | Jump 1 15% Load 4 10% Store 3 10% Find the average CPI. Calculate Execution time for each type of instruction. (ii) Define each of the following: a. Throughput b. CPU Time c. Response Time A program runs for 10 seconds on a computer with 2 GHz clock. Find the number of CPU cycles taken by this program. (iii) (iv) Machine A has clock cycle time=250ps with CPI=2.2 and Machine B has clock cycle time=500 ps with CPI=1.0. Find Execution-Time and declare which of these machines is faster?

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter4: Processor Technology And Architecture

Section: Chapter Questions

Problem 2PE: If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the...

See similar textbooks

Similar questions

The following table shows the number of instructions for a program with two sequences:Arith Store Load Branch Totala. 650 100 600 50 1400b. 750 250 500 500 2000Assuming that arith instructions take 1 cycle, load and store 5cycles, and branches 2 cycles, and the clock rate is 2 GHz processor.a. Which one is faster?b. Find the CPI for the sequence.b. If the number of load instructions can be reduced by one half,what is the speedup?
(b) Draw the utilization of the CPU over time. (I.e., time as x-axis and utilization as y-axis) (c) What is the average utilization of the CPU?
Assume that a program requires the execution of 125x106 FP (floating point) instructions, 130x106 INT (integer) instructions, 150x106 L/S (load/store) instructions, and 110x106 branching instructions. These instructions have CPIs of 1, 1, 8 and 4, respectively. Assume that the processor has a 5 GHz clock rate. a. Is it possible to run the program twice as fast if we improve the CPI of just the L/S instructions? If so, by how much? Show your calculations. b. What is the Speedup in the execution time of the entire program if the CPI of INT and FP instructions is reduced by 40% and that of L/S and branching instructions is reduced by 50%?
Analyze the flow chart below. QUESTIONS: 6. Determine - calculate the delay generated by [DE] and the value of "F" after the instruction [A]<-[A]v[E] is executed the first and the 10th time. 7. Determine - discuss the contents of the displays. 8. Estimate - Calculate the shortest execution time of the program in terms of instructions, cycles, and seconds. 9. Repeat Part 8 for the longest execution time. 10. Are the two PUSHH instructions required? Discuss.[}][|
Define pipelining in terms of increasing the speed of a processor, and then determine how many cycles it would take to run five instructions if each part of the machine required the same amount of time. In the absence of pipelining With pipelining, you may do (a), (b), (c), and (d), respectively.
need proper solution i will rate you subject microprocessor and assembly language q) State whether the following instructions are valid or invalid? Define the valid instructions. In case any instruction is invalid then state the reason of their invalidity. ADD BX, [1234H] AND 23H, AL CMP AL, SP JCXZ Telecom IMUL BL q Why logical instructions are also termed as bit-manipulated instructions? Perform the AND (logic multiplication) and OR (logic addition) operation on the given numbers: A: 10011010 B: 00110101
Evaluate the statement below and show how to compile it into MIPS (Million Instructions Per Second) code by using instruction set machine of three-address, two-address, and one-address. F = (X+Y) (VW)
Assume for a given program, 60% of the executed instructionsare of Class A, 10% are of Class B, and 30% are of Class C. Furthermore,assume that an instruction in Class A requires 3 cycles, an instruction inClass B requires 2 cycles, and an instruction in Class C requires 2 tocomplete. i. Compute the overall CPI for this program.ii. Compute the clock rate of the CPU when the time it takes tocomplete 20 instructions is 1.73 ???????????
5. When two words are multiplied (one in BX), the most significant word of result will be in _______, and the least significant word will be in __________ (1 Mark) a. BX, CX b. CX, BX c. AX, DX d. DX, AX 6. Compare and contrast SUB and CMP instructions? (1 Mark) 7. Write the contents of AH and BL after execution of the program. (1 Mark) MOV AH,40h SAL AH, 01 MOV BL,80h SAR BL,01 HLT AH= ____________ BL= ____________ 8. Write the contents of AL and BL register after execution of the program (1 Mark) MOV AL, FFh MOV BL, AL CMP AL, F0H SUB BL,10H HLT AL= ____________ BL= ____________ 9. Identify and correct the mistakes. (1 Mark) MOV AX, 32H ____________________ MOV BL, 2424H ____________________ DAS AX, BL ____________________ HLT ____________________ 10. Write an ALP to rotate right the contents of AL register 4 times including carry and save the result in DH register (1 Mark)
For sub $rd, $rs, $rtReg[rd] = Reg[rs] + Reg[rt] - Which resources (blocks) perform a useful function for the given instructions? - Use the following diagram for each instruction and trace its flow(use pen or highlighter) for the execution of that instruction. - List the units that are used for each instruction. (I mainly need help with tracing, please and thank you)
1) Write an instruction sequence to decrement the contents of data memory locations 0x10, 0x1 1, and 0x12 by 5, 3, and 1, respectively 2) Write an instruction sequence to subtract the 4-byte number stored in memory locations 0x10-0x13 from the 4-byte number stored in memory locations 0x00-0x03 and store the differ[1]ence in memory locations 0x20-0x23
Assume that the operation times of one add instruction for the major functional units are 325 ps for memory access, 185 ps for ALU operations and 125 ps for register file read/writes. Please fill the table first and perform the following a )What is the total cycle in single-cycle implementation? b )What is the total cycle in pipelining implementation? c) What is the total cycle in pipelining implementation if there are 5 million add instructions? d) What is the total cycle in pipelining implementation for 5 million add instructions, if the stages are balanced? e)What is the speed up of pipelining implementation over single-cycle implementation?