HW1
.pdf
keyboard_arrow_up
School
San Jose State University *
*We aren’t endorsed by this school
Course
120
Subject
Computer Science
Date
Apr 30, 2024
Type
Pages
5
Uploaded by Minnienguyen
HW 1
(Total 100 points)
Q1.
// 5 points
What must the CPU for each machine below be “primarily” optimized for - computing power
(throughput), execution latency, energy consumption, area, redundancy, reliability (against extreme
temperature, vibration, radiation etc) ? There may be multiple optimization parameters, please select a
few “main or defining parameters”.
a.
Laptop
b.
Microcontroller to control location of the arm of a radiotherapy machine.
c.
Smart watch
d.
Supercomputer
e.
A Google search server
Q2.
// 5 points
We studied the 7 great ideas of computer design. Which great idea is manifested in each of the
following examples from other domains/ everyday life.
a.
Pizza shop sending multiple delivery drivers to deliver the various delivery orders in the city
b.
A busy CEO using a hierarchy to access files, so recently/ frequently needed files are on the
table, less frequent ones in the files cabinet and least frequent ones in the store room.
c.
Industrial assembly line
d.
Suspension bridge cables
e.
A C programmer writing a text input parsing software, writes a switch case that checks for the
next character. She/ he enumerates the cases for the switch in the decreasing order of probabilities in
the English language, so case ‘e’ is checked first, case ‘a’ is second …. case ’x’ is checked last etc.
Q3.
// 5 points (1 + 1 + 3)
The Pentium 4 Prescott processor, released in 2004, had a clock rate of 3.6 GHz and voltage of 1.25 V.
Assume that, on average, it consumed 10 W of static power and 90 W of dynamic power. The Core i5
Ivy Bridge, released in 2012, has a clock rate of 3.4 GHz and voltage of 0.9 V. Assume that, on
average, it consumed 30 W of static power and 40 W of dynamic power.
a.
For each processor find the average capacitive loads.
b.
Find the percentage of the total dissipated power comprised by static power and the ratio of
static power to dynamic power for each technology.
c.
If the total dissipated power is to be reduced by 10%, how much should the voltage be reduced
to maintain the same leakage current? Note: power is defined as the product of voltage and current.
Q4.
//5 points (1 + 2 + 2)
Is Moore’s law expected to hold on in coming years ? What about Amdahl’s law ? What about
LIttle’ law ?
Q5.
//5 points (3 + 1 + 1)
a.
In the IBM 360 Models 65 and 75, addresses are staggered in two separate main memory
units (e.g., all even-numbered words in one unit and all odd-numbered words in
another). What might be the purpose of this technique?
b. While browsing at Billy Bob’s computer store, you overhear a customer asking Billy
Bob what is the fastest computer in the store that he can buy. Billy Bob replies, “You’re
looking at our Macintoshes. The fastest Mac we have runs at a clock speed of 1.2 GHz.
If you really want the fastest machine, you should buy our 2.4-GHz Intel Pentium IV
instead.” Is Billy Bob correct? What would you say to help this customer?
c.
The ENIAC, a precursor to the ISA machine, was a decimal machine, in which each
register was represented by a ring of 10 vacuum tubes. At any time, only one vacuum
tube was in the ON state, representing one of the 10 decimal digits. Assuming that
ENIAC had the capability to have multiple vacuum tubes in the ON and OFF state
simultaneously, why is this representation “wasteful” and what range of integer values
could we represent using the 10 vacuum tubes?
Q6.
// 20 points (10 * 2)
For each of the following examples, determine whether this is an embedded system, explaining
why or why not.
1. Are programs that understand physics and/or hardware embedded? For example, one
that uses finite-element methods to predict fluid flow over airplane wings?
2. Is the internal microprocessor controlling a disk drive an example of an embedded
system?
3. I/O drivers control hardware, so does the presence of an I/O driver imply that the
computer executing the driver is embedded?
4. Is a PDA (Personal Digital Assistant) an embedded system?
5. Is the microprocessor controlling a cell phone an embedded system?
6. Are the computers in a big phased-array radar considered embedded? These radars are
10-story buildings with one to three 100-foot diameter radiating patches on the sloped
sides of the building.
7. Is
a
traditional
flight
management
system
(FMS)
built
into
an
airplane cockpit
considered embedded?
8. Are the computers in a hardware-in-the-loop (HIL) simulator embedded?
9. Is the computer controlling a pacemaker in a person’s chest an embedded computer?
10.Is the computer controlling fuel injection in an automobile engine embedded?
Q7.
// 15 points (5 + 5 + 5)
A benchmark program is run on a 40 MHz processor. The executed program consists of
100,000 instruction executions, with the following instruction mix and clock cycle count:
Determine the effective
CPI
, MIPS rate, and execution time for this program.
Q8
// 10 points (5 + 5)
Your preview ends here
Eager to read complete document? Join bartleby learn and gain access to the full version
- Access to all documents
- Unlimited textbook solutions
- 24/7 expert homework help
Related Questions
Explain the concept of pipelining in ALU instruction execution. What advantages does pipelining offer in terms of performance optimization?
arrow_forward
Explain the concept of speculative execution and its impact on ALU instruction execution. What are the benefits and potential risks associated with speculative execution?
arrow_forward
subject: Digital Design and Computer Organization
## Please explain the concept about pipelining in CPU, and give examples about how
can we apply to pipeline in our daily life.
please write the correct answer within 2 hours. Thank you, Sir
arrow_forward
hand written solution plz asap
arrow_forward
Explain the concept of pipelining in ALU instruction execution and its benefits.
arrow_forward
Please use the photo to answer this question: Compare the cost/performance ratio with and without this improvement.
arrow_forward
Topic: Microprocessor Interfacing & Embedded System
Please explain the correct the solutions in details.
arrow_forward
Please add explanation:
Assume that individual data path stages have the following latencies:
IF
ID
EX
MEM
WB
250 ps
200 ps
150 ps
300 ps
200 ps
What is the total latency of an R-format instruction in a pipelined and non-pipelined processor?
What is the total latency of an LDUR instruction in a pipelined and non-pipelined processor?
What is the clock cycle time in a pipelined and non-pipelined processor?
What is the total latency of an STUR instruction in a none-pipelined processor?
- If the stages are perfectly balanced, assuming ideal conditions, the speedup using a five-stage pipeline is?
arrow_forward
Describe the stages of instruction pipelining in a CPU and how they contribute to improved performance.
arrow_forward
Explain the role of speculative execution in optimizing ALU instruction execution and its security implications.
arrow_forward
2
Show the calculation that leads to the conclusion that the minimum PWM frequency that can be achieved on the Tiva C-Series Launchpad with processor clock frequency 20 MHz and the default (no prescale) for the PWM clock is about 160 Hz.
arrow_forward
Describe the concept of instruction pipelining in the context of ALU operations and how it can improve CPU performance.
arrow_forward
Explain the stages of instruction pipelining in a CPU and the advantages it offers in terms of performance.
arrow_forward
The processor has access to three levels of memory. Level 1 has an access time of 0.035µs; Level 2 has an access time of 0.27µs; Level 3 has an access time of 0.37µs;
Calculate the average access time, If 57% of the memory accesses are found in level 1 and 31% in level 2.
arrow_forward
A common bus in a computer connects 16 source registers (each register is 32 bits) and one
memory unit with word size of 32 bits also.
If the bus is designed using multiplexers, answer the following:
• What is the minimum number of multiplexers required?
• What is the minimum number of select lines each multiplexer has?
If the bus is designed with three-state buffers and decoders, answer the following:
• What is the minimum number of three-state buffers required?
• What is the minimum number of decoders required?
• What is the minimum size of each decoder?
arrow_forward
Software Quality Engineering question
arrow_forward
Topic: Microprocessor Interfacing & Embedded System
Please explain the correct the solutions in details.
arrow_forward
Expain execute in instruction cycle with examples.
arrow_forward
Explain the concept of instruction reordering and its impact on pipelining efficiency.
arrow_forward
Explain the importance of instruction reordering in out-of-order execution pipelines and its impact on performance.
arrow_forward
Q: If you have 5 different instructions and each instruction having 4-stages like (Fetch, Decode, Execute & Write), each stage takes 2ns of time to complete its processing? Then calculate the total time for execution using “sequential execution” and using “pipelined execution”.
subject::computer architecture
arrow_forward
write in brief details about each of the following specification of the CPU. My laptop core is i7 8th generation, its 64 bits and clock frequency is 2.20GHz.
Please write in detail information and the laptop i am taking is over power 17.3 inches.
specifications about the CPU, including:
(a) Cores,
(b) Registers,
(c) Bus width: 32 or 64 or 128 bits,
(d) Speed: clock frequency,
(e) Heat: how many watts at idle and max load.
arrow_forward
Explain the stages of instruction pipelining in a CPU and discuss the challenges associated with maintaining data and control dependencies in a pipeline.
arrow_forward
Explain the stages involved in the instruction execution pipeline and discuss the challenges associated with pipelining.
arrow_forward
Explain the concept of pipelining in CPU architecture. How does pipelining improve instruction execution throughput, and what are the potential challenges associated with it?
arrow_forward
SEE MORE QUESTIONS
Recommended textbooks for you
Systems Architecture
Computer Science
ISBN:9781305080195
Author:Stephen D. Burd
Publisher:Cengage Learning
Related Questions
- Explain the concept of pipelining in ALU instruction execution. What advantages does pipelining offer in terms of performance optimization?arrow_forwardExplain the concept of speculative execution and its impact on ALU instruction execution. What are the benefits and potential risks associated with speculative execution?arrow_forwardsubject: Digital Design and Computer Organization ## Please explain the concept about pipelining in CPU, and give examples about how can we apply to pipeline in our daily life. please write the correct answer within 2 hours. Thank you, Sirarrow_forward
- Topic: Microprocessor Interfacing & Embedded System Please explain the correct the solutions in details.arrow_forwardPlease add explanation: Assume that individual data path stages have the following latencies: IF ID EX MEM WB 250 ps 200 ps 150 ps 300 ps 200 ps What is the total latency of an R-format instruction in a pipelined and non-pipelined processor? What is the total latency of an LDUR instruction in a pipelined and non-pipelined processor? What is the clock cycle time in a pipelined and non-pipelined processor? What is the total latency of an STUR instruction in a none-pipelined processor? - If the stages are perfectly balanced, assuming ideal conditions, the speedup using a five-stage pipeline is?arrow_forwardDescribe the stages of instruction pipelining in a CPU and how they contribute to improved performance.arrow_forward
- Explain the role of speculative execution in optimizing ALU instruction execution and its security implications.arrow_forward2 Show the calculation that leads to the conclusion that the minimum PWM frequency that can be achieved on the Tiva C-Series Launchpad with processor clock frequency 20 MHz and the default (no prescale) for the PWM clock is about 160 Hz.arrow_forwardDescribe the concept of instruction pipelining in the context of ALU operations and how it can improve CPU performance.arrow_forward
arrow_back_ios
SEE MORE QUESTIONS
arrow_forward_ios
Recommended textbooks for you
- Systems ArchitectureComputer ScienceISBN:9781305080195Author:Stephen D. BurdPublisher:Cengage Learning
Systems Architecture
Computer Science
ISBN:9781305080195
Author:Stephen D. Burd
Publisher:Cengage Learning