StormNalinHW13

PLEASE HELP, and clearly identify the binary instruction in the response please.

fast

Given the RISC instruction xorcc %i1, 885, %g4 Answer the following questions regarding the 32-bits of this instruction (all answers should be binary one's and zero's and should NOT contain any spaces): a) What are the two most significant bits of this instruction? b) What are the five destination register bits? c) What are the six operation bits? d) What are the five first operand bits? e) What is the value of bit 13? f) What are the second operand bits stored in instruction bits 12 down to 0? (must be appropriate size in binary)

Given that the program counter register (PC) currently holds the pattern Ox2000000C, and that the hexadecimal value OX7C3FFE06 represents a Nios Il instruction, Answer a. What is the instruction type? br b. What is the instruction name? c. Calculate the address loaded into the PC after Ox9c3ffe12 executing the instruction.

Write down the binary and the hexadecimal values of the following and MIPS instruction. Consider the correct values of opcode table and Register File from the tables. The registers size is 5-bit.

Select all of the registers listed below that are changed during EVALUATE ADDRESS phase of an LC-3 LDR instruction. Select NONE if none of the listed registers are changed. - MAR - DST register - PC - IR - MDR - NONE

Help please mcq After execution the far jump instruction: JMP A3000127h; the new value of Physical Address=A3127h. (when updated Physical Address=10005h) False True

Add Add Sum 1 Shift left 1 Branch MemRead Instruction [6-0] MemtoReg ALUOP Control MemWrite ALUSCC RegWrite L3 Instruction [19-15] Read address Read register 1 PC Instruction (24-20] Read data 1 Instruction [31-0] Read register 2 Zero ALU ALU Read Instruction [11-7) Read data 2 Address Write result data Instruction register memory Write data Registers Write Data data memoryl Instruction (31-0) 32 Imm 64 ALU Gen control Instruction [30,14-12] During a particular clock cycle, consider the CPU shown in the drawing. Assume that the following initial data is present (all values are shown in decimal, DM is Data Memory): x8=72. x18=56, DM(64) =48 During the cycle in question, assume that the following instruction is executed (the first column is the instruction's address: all values are shown in decimal): 51868 Id x8.8(x18) Write below the value of the bus L1 in decimal: L1 Write below the value of the bus L2 in decimal: L2 Write below the value of the bus L3 in decimal: L3

PCSrc ID/EX EX/MEM Control IF/ID Add Branch MEM/WB Add Shift left 2 RegWrite Instruction Memory Read Address Read Addr 1 Register Read Read Addr Data 1 File Write Addr Data Memory MemtoReg ALUSrc Address Read Data ALU Read Data 2 Write Data Write Data ALU cntrl MemRead Sign Extend 16 32 ALUOP RegDst Figure 3: For EACH of the following registers, indicate how many bits are in the reg- ister, and what control signals are are in the register. he control signals in the diagram are: regWrite, regDest, aluOP, ALUsrc, Branch, MemRead, MemWrite, MemToReg. Register Number of bits Control Signals PC 32 None IF/ID 64* None ID/EX EX/MEM МЕM/WB

Using the diagram, what would be the paths.

Please write corresponding MIPS assembly instruction to the right of MIPS machine instruction.

What is the energy consumption of the worst-case MIPS instruction, and how much energy is required to execute it?

ADD1 Add ADD2 ALU Presult Add Shift left 2 RegDst Branch MemRead Instruction [31-26] MemtoReg Control ALUOP MemWrite ALUSrc RegWrite Instruction [25-21] Read address Read register 1 Read PC Instruction [20-16] data 1 Read register 2 Write register data 2 Write data Registers Zero Instruction (31-0] Instruction instruction [15–11] ALU ALU Read result Address Read data memory Data Write data memory Instruction [15-0] 16 Sign- extend 32 ALU control Instruction [5-0]

Computer Science Y86-64 Question 2: Try to write the machine code encoding of the assembly instruction. mrmovq 0x15F(%rbx), %rax Tips: It has a little-endian byte ordering. Please show the full steps.

What would happen if an instruction was disobeyed, and why would that be the case? In the following scenarios, a TLB that is maintained by software is more efficient than one that is handled by hardware:

Question 12

What happens if an instruction is written to VA page 30 before it has been approved? In the following contexts, a TLB that is maintained by software would be more efficient than one that is handled by hardware:

The following 32-bit binary word written in hexadecimal format represents a single RISC-V assembly instruction. What is the RISC-V instruction format and specific assembly language instruction? 0x0005b083

What is the reverse assembly of OxE8071020 machine language instruction? The Op-Code of the instruction is: The operands of the instruction are:

Help please mcq fast

An 8-bit data is read from an input device and stored in the memory location Ox20000200. This data is needed to be processed first by the ARM microprocessor. In particular, the data needs to be masked where bit number 1, 5, 6 and 7 must be cleared to 0 before the data can be processed. Write a suitable instructions to mask the data as specified in the specification above. Explain your work.

What is the energy consumed by the worst-case MIPS instruction, and how much energy is expended to execute it?

What is the hex representation of the given RISC-V instruction? Note: just translate the beq instruction beq x7, x7, loop inst ... 1 inst ... inst ... 3 inst ... 4 inst ... 5 2 loop: assume loop is 6 instructions away from beq. beq x19, x10, offset = 16 bytes 13-bit immediate, imm[12:0], with value 16 Op00000010000 imm[0] discarded, always zero imm[12] 0 000000 01010 | 10011 imm[11] |1000 0 1100011 BEQ imm[4:1] 000 imm[10:5] rs2=10 rs1=19 BRANCH

MANUALLY decode the following ARM machine language code to ARM assembly instruction. OXE5532911 Write your answer in TWO parts, the Op-Code in a box and ALL operands in another box. The Op-Code of the instruction is: The operands of the instruction are:

Suppose the opcode of an MIPS instruction is 8 in decimal, and the rest of the machine code is 309FC88 in hexadecimal (from high-order bit to low-order bit). What is the instruction? When showing the registers, use names (e.g. $t0, $s2) instead of indices (e.g $8, $17). For branch instructions, show offset in place of label, e.g. beq $t1, $t2, 92. Answer:

Select all of the registers listed below that are changed during DECODE INSTRUCTION step of an LC-3 ADD instruction. Select NONE if none of the listed registered are changed. O IR O DST register O MAR O PC O NONE O MDR