EXPERIMENT_33
.docx
keyboard_arrow_up
School
Florida International University *
*We aren’t endorsed by this school
Course
3370
Subject
Electrical Engineering
Date
Feb 20, 2024
Type
docx
Pages
12
Uploaded by SargentWhaleMaster161
EXPERIMENT 3
Boolean Laws & Rules and
DeMorgan’s Theorem
OBJECTIVES:
Learn and verify Boolean laws and rules.
Learn and prove DeMorgan’s theorem
Use Xilinx Vivado simulation tools to test combinational circuits. DISCUSSION: A Boolean equation derived directly from a truth table or from a problem statement usually is not
in the simplest form. To have an efficient equivalent logic circuit, the Boolean equation
representing the logic design must be in the simplest from. Boolean equations can be simplified
using Boolean algebra, DeMorgan’s theorem, or/and Karnaugh maps. In this experiment, we will
verify Boolean distribute law, absorption rule and DeMorgan’s theorem.
PROCEDURE: Part I
1.)
Prove this following Boolean distributive law using VHDL code.
A
(
B
+
C
+
D
)
≡ AB
+
AC
+
AD
X
1
=
A
(
B
+
C
+
D
)
X
2
=
AB
+
AC
+
AD
2.)
Define the input and output ports as following:
P a g e 1 | 12
3.)
Type the VHDL code for expressions between the “begin” and “end Behavioral”
.
4.)
Use the xdc template from: https://www.xilinx.com/support/documentation/university/Vivado-
Teaching/HDL-Design/2015x/Basys3/Supporting%20Material/Basys3_Master.xdc
Copy and P a g e 2 | 12
paste the whole text into your constraints file. Uncomment by deleting the # signs in front of the lines of switches and LEDs that we’re going to use. Modify the port names to match with port names defined in the design source as follows:
5.)
Run synthesis, run implementation, and generate bitstream
. If running synthesis or implementation failed, double check your design file (.vhd). If bitstream generation failed, double check your constraints file (.xdc)
6.)
Program the target board.
7.)
Toggle the switches, observe and verify your results. Fill out the truth table.
8.)
Create a simulation source and modify the code as following: P a g e 3 | 12
9.)
Run the simulation. Capture the waveform from 0 ns to 160 ns.
RESULTS: Part I
P a g e 4 | 12
D
C
B
A
X1
X2
Schematic Diagram
0
0
0
0
0
0
0
0
0
1
0
0
0
0
1
0
0
0
0
0
1
1
1
1
0
1
0
0
0
0
0
1
0
1
1
1
0
1
1
0
0
0
0
1
1
1
1
1
1
0
0
0
0
0
1
0
0
1
1
1
1
0
1
0
0
0
1
0
1
1
1
1
1
1
0
0
0
0
Boolean Equation
1
1
0
1
1
1
X1 = A(B+C+D)
X2 = AB + AC + AD
1
1
1
0
0
0
1
1
1
1
1
1
Questions: Part I
1.)
Attach 2 photos of your BASYS 3 board results showing the following input conditions:
D = LOW, C = HIGH, B = HIGH, A = LOW
D = HIGH, C = HIGH, B = HIGH, A = HIGH
P a g e 5 | 12
Your preview ends here
Eager to read complete document? Join bartleby learn and gain access to the full version
- Access to all documents
- Unlimited textbook solutions
- 24/7 expert homework help
Related Questions
subject: Digital Logic &Design
Q: Describe the operation of a basic parity generating and checking logic
arrow_forward
Design the following combinational logic circuit with a
four-bit input and a three-bit output. The input
represents two unsigned 2-bit numbers: A1 A0 and B1
B0. The output C2 C1.C0 is the result of the integer
binary division A1 A0/B1 B0 rounded down to three
bits. The 3-bit output has a 2-bit unsigned whole part
C2 C1 and a fraction part CO. The weight of the fraction
bit CO is 21. Note the quotient should be rounded
down, i.e. the division 01/11 should give the outputs
00.0 (1/3 rounded down to 0) not 00.1 (1/3 rounded up
to 0.5). A result of infinity should be represented as
11.1. A minimal logic implementation is not required.
(Hint: start by producing a truth table of your design).
arrow_forward
answere fast please
question from DIGITAL LOGIC DESIGN
TOPIC : Designing Combinational Logic
You are designing a water level circuit using 74ALS151 (8 to 1 Multiplexer IC)* When input is 0000 that means tank is empty.* When input is 1111 that means tank is full.* When input is below 5, that means water level is low.* So, make a circuit using 74ALS151 Multiplexer IC that shows a "low water" indicator light(by setting an output L to 1) when the water level drops below level 5.
arrow_forward
Use any digital logic simulator
Fill-in the blank boxes with the correct LOGIC GATE/ Full/Half Adder
arrow_forward
Using the analysis technique where you first extract the truth table and then use it to derive the output’s logic expression, analyze the circuit. Record your results below.
I added the circuit as an image
Conclusion
In your own words, describe the process used to analyze a logic circuit where you first extract a truth table and then derive the logic expression.
2.Again, in your own words, describe the process used to analyze a logic circuit where you first extract the logic expression and then derive the truth table.
arrow_forward
i)Simplify the expression in the image shown below using the Kamaugh map
ii)Illustrate the results gotten on a logic circuit
arrow_forward
An X-input exclusive-OR gate and a Y-input exclusive-OR gate (where X=3, Y=4 have their outputs connected to a 2-input exclusive-NORgate. Do the following:a) Draw the logic diagram and analyze the logic expression of the output (in standard SOPform).b) List out all essential prime implicants.
arrow_forward
Please answer both subpart either dislike is ready
Please sir... answer
This is only one question which have subpart..
arrow_forward
PLEASE HELP ME , this subject is all about combinational logic design
arrow_forward
Using the Boolean rules, delermine the outputs of the logic
circuits below:
a)
A
b).
c)
c).
B
d)
A
arrow_forward
Combinational Circuits - Design Procedure
Design a logic circuit that has three inputs A, B, C and whose output will be HIGH only when a majority of
the inputs are HIGH.
3-A. Generate the truth table.
2-B. Obtain the KMAP.
3-C. Provide the Simplified Boolean Function.
3-D. Generate the Logic diagram of the simplified Boolean function.
arrow_forward
2.1 Combinational logic circuits.
Tabulates a truth table for the following Boolean expression shown in Equation 1.1.
f = A.B.C + A.B.C + A.B.C
(1.1)
2.2 Half adder.
A half adder is a circuit that adds two binary digits, A and B. It has two outputs, sum (S) and
carry (C). The carry signal represents an overflow into the next digit of a multi-digit addition.
Figure 1.2 depicted a logic diagram for a half adder.
a. derives the Boolean expression for s and c.
b. tabulates a truth table for the half adder.
Ao
Bo
Figure 1.2: Half adder
os
S
C
arrow_forward
Q2 Determine the Boolean expression for the logic circuit shown in Figure
below. Simplify the Boolean expression using Boolean Laws and De
Morgan's theorem. Redraw the logic circuit using the simplified
Boolean expression and develop its truth table.
A
Co-
F
arrow_forward
simplify the logic circuit found in the figure below and provide the following:
1. Unsimplified Logic Expression
2. Simplification Process using Boolean Algebra
3. Simplified Logic Expression
4. Truth Table of the Simplified Logic Expression
5. Simplified Logic Circuit
arrow_forward
1. Design a combinational logic circuit that compares two 4-bit numbers A and B. The circuit
should output the relation of the two inputs. Use an available TTL IC for the design.
arrow_forward
Basic Combinational Logic Circuits
2. Write the output expression for logic circuit:
A
B
B
X
arrow_forward
A full adder takes three inputs, A, B, Cin, and produces two outputs, S, Cout.
Explain the logic equation for the sum and carry-out bits.
How can you implement this full adder using half adders?
arrow_forward
We want to perform subtraction operation in which we need a full subtractor. First draw Truth table for full subtractor.
Due to pandemic you are unable to get the desire component. but you have only eight- to-one multiplexers with you.
What do you think, can you still perform subtraction operation with multiplexer or not? If yes, draw the logic circuit.
arrow_forward
SUBJECT: DIGITAL DESIGN AND LOGIC CIRCUITS FOR COMPUTER ENGINEERS
TOPIC: LOGIC DESIGN USING DECODER AND MUTLIPLEXER
NOTE: I need full complete solution and correct. Thanks you so much. Please help me!!
1. Implement the logic function
F(A, B, C) = AB' + BC + A'C' using 3x8 Decoder.
2. Implement the logic function
F(A, B, C) = AB' + BC + A'C' using multiplexer.
3. Design a combinational circuit with three inputs, x, y, and z, and three outputs, A,
B, and C. When the binary input is 0, 1, 2, or 3, the binary output is one greater than
the input. When the binary input is 4, 5, 6, or 7, the binary output is two less than the
input. Implement your design using multiplexer.
arrow_forward
Logic Circuits
By using the 2 bit counter given in the picture as a package, design a 8 bit counter.
Note: DO NOT COPY FROM OTHER WEBSITES
arrow_forward
1) You want to design an arithmetic adder / subtractor logic circuit.
a) List the steps you will apply in the design approach. 8-bit BCD full adder Design the circuit. Explain each step. Realize with AND, OR, NOT gates. In the circuit you designed the figures 0,3,5,8 discuss the result by summing up.
arrow_forward
1. Given the Boolean expression (b + d)(a’+ b’ + c),a. Convert the expression to the other standard form. What do you call this standard form?b. Derive its canonical form. What do you call this canonical form?c. Derive the other canonical form. What do you call this canonical form?d. Provide the truth table of the expressione. Draw the logic circuit diagrams of the 2 standard forms
arrow_forward
Consider the circuit below. The switches are controlled by
logic variables such that, if A is high, switch A is closed,
and if A is low, switch A is open. Conversely, if B is high,
the switch labeled is open, and if B is low, the switch
labeled is closed. The output variable is high if the output
voltage is 5V, and the output variable is low if the output
voltage is zero.
a. Write a logic expression for the output variable.
b. Construct the truth table for the circuit.
A
Logic 1
5V(+
B
C
Logic 0
R
arrow_forward
It's for digital logic design.
arrow_forward
I need a solution very quickly within
arrow_forward
SEE MORE QUESTIONS
Recommended textbooks for you
Related Questions
- subject: Digital Logic &Design Q: Describe the operation of a basic parity generating and checking logicarrow_forwardDesign the following combinational logic circuit with a four-bit input and a three-bit output. The input represents two unsigned 2-bit numbers: A1 A0 and B1 B0. The output C2 C1.C0 is the result of the integer binary division A1 A0/B1 B0 rounded down to three bits. The 3-bit output has a 2-bit unsigned whole part C2 C1 and a fraction part CO. The weight of the fraction bit CO is 21. Note the quotient should be rounded down, i.e. the division 01/11 should give the outputs 00.0 (1/3 rounded down to 0) not 00.1 (1/3 rounded up to 0.5). A result of infinity should be represented as 11.1. A minimal logic implementation is not required. (Hint: start by producing a truth table of your design).arrow_forwardanswere fast please question from DIGITAL LOGIC DESIGN TOPIC : Designing Combinational Logic You are designing a water level circuit using 74ALS151 (8 to 1 Multiplexer IC)* When input is 0000 that means tank is empty.* When input is 1111 that means tank is full.* When input is below 5, that means water level is low.* So, make a circuit using 74ALS151 Multiplexer IC that shows a "low water" indicator light(by setting an output L to 1) when the water level drops below level 5.arrow_forward
- Use any digital logic simulator Fill-in the blank boxes with the correct LOGIC GATE/ Full/Half Adderarrow_forwardUsing the analysis technique where you first extract the truth table and then use it to derive the output’s logic expression, analyze the circuit. Record your results below. I added the circuit as an image Conclusion In your own words, describe the process used to analyze a logic circuit where you first extract a truth table and then derive the logic expression. 2.Again, in your own words, describe the process used to analyze a logic circuit where you first extract the logic expression and then derive the truth table.arrow_forwardi)Simplify the expression in the image shown below using the Kamaugh map ii)Illustrate the results gotten on a logic circuitarrow_forward
- An X-input exclusive-OR gate and a Y-input exclusive-OR gate (where X=3, Y=4 have their outputs connected to a 2-input exclusive-NORgate. Do the following:a) Draw the logic diagram and analyze the logic expression of the output (in standard SOPform).b) List out all essential prime implicants.arrow_forwardPlease answer both subpart either dislike is ready Please sir... answer This is only one question which have subpart..arrow_forwardPLEASE HELP ME , this subject is all about combinational logic designarrow_forward
- Using the Boolean rules, delermine the outputs of the logic circuits below: a) A b). c) c). B d) Aarrow_forwardCombinational Circuits - Design Procedure Design a logic circuit that has three inputs A, B, C and whose output will be HIGH only when a majority of the inputs are HIGH. 3-A. Generate the truth table. 2-B. Obtain the KMAP. 3-C. Provide the Simplified Boolean Function. 3-D. Generate the Logic diagram of the simplified Boolean function.arrow_forward2.1 Combinational logic circuits. Tabulates a truth table for the following Boolean expression shown in Equation 1.1. f = A.B.C + A.B.C + A.B.C (1.1) 2.2 Half adder. A half adder is a circuit that adds two binary digits, A and B. It has two outputs, sum (S) and carry (C). The carry signal represents an overflow into the next digit of a multi-digit addition. Figure 1.2 depicted a logic diagram for a half adder. a. derives the Boolean expression for s and c. b. tabulates a truth table for the half adder. Ao Bo Figure 1.2: Half adder os S Carrow_forward
arrow_back_ios
SEE MORE QUESTIONS
arrow_forward_ios
Recommended textbooks for you