A 32-bit microprocessor with the same bus cycle as a 16-bit microprocessor is an example of this. If 20% of the operands and instructions are 32 bits long, 40% are 16 bits long, and 40% are just 8 bits long, then the problem will be solved. Calculate the benefit of using a 32-bit CPU when retrieving instructions and operands.

A 32-bit microprocessor with the same bus cycle as a 16-bit microprocessor is an example of this. If 20% of the operands and instructions are 32 bits long, 40% are 16 bits long, and 40% are just 8 bits long, then the problem will be solved. Calculate the benefit of using a 32-bit CPU when retrieving instructions and operands.

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter4: Processor Technology And Architecture

Section: Chapter Questions

Problem 2PE: If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the...

See similar textbooks

Similar questions

Processor R is a 64-bit RISC processor with a 2 GHz clock rate. The average instruction requires one cycle to complete, assuming zero wait state memory accesses. Processor C is a CISC processor with a 1.8 GHz clock rate. The average simple instruction requires one cycle to complete, assuming zero wait state memory accesses. The average complex instruction requires two cycles to complete, assuming zero wait state memory accesses. Processor R can’t directly implement the complex processing instructions of Processor C. Executing an equivalent set of simple instructions requires an average of three cycles to complete, assuming zero wait state memory accesses. Program S contains nothing but simple instructions. Program C executes 70% simple instructions and 30% complex instructions. Which processor will execute program S more quickly? Which processor will execute program C more quickly? At what percentage of complex instructions will the performance of the two processors be equal?
How does pipelining improve CPU efficiency? What’s the potential effect on pipelining’s efficiency when executing a conditional BRANCH instruction? What techniques can be used to make pipelining more efficient when executing conditional BRANCH instructions?
_____ is a CPU design technique in which instruction execution is divided into multiple stages and different instructions can execute in different stages simultaneously.
consider a processor using 32-bit memory addresses, also a 4 KiB (of actual data) direct-mapped cache memory that stores 32 bits of data for each address. The number of index bits is?
Consider a hypothetical microprocessor having 32-bit instructions composed of two fields: the first Byte contains the opcode and the remainder the immediate operand or operand address. What is the maximum directly accessible memory capacity (in Bytes)? Discuss the impact on the system speed if the microprocessor bus has: a 32-bit local address bus and a 16-bit local data bus a 16-bit local address bus and a 16-bit local data bus
We may assume that the number of accessible cores in modern CPUs is doubled with each new generation every 18 months. How much more off-chip memory bandwidth would a CPU released in three years need in order to maintain the same per-core performance?
Consider a hypothetical microprocessor generating a 16-bit address (for example, assume that the program counter and the address registers are 16-bits wide) and having a 16-bit data bus. What is the maximum memory address space that the processor can access directly if it is connected to a “16-bit memory”? What is the maximum memory address space that the processor can access directly if it connected to an “8-bit memory”? What architectural features will allow this microprocessor to access a separate I/O spece? If an input and an output instruction can specify an 8-bit I/O port number, how many 8-bit I/O ports can the microprocessor support? How many 16-bit I/O ports can the microprocessor support? Are the values in d and e the same?
Consider a hypothetical microprocessor generating a 16-bit address (e.g., assume the program counter and the address registers are 16 bits wide) and having a 16-bit data bus. What is the maximum memory address space that the processor can access directly if it is connected to a “16-bit memory”? What is the maximum memory address space that the processor can access directly if it is connected to an “8-bit memory”? What architectural features will allow this microprocessor to access a separate “I/O space”? If an input and an output instruction can specify an 8-bit I/O port number, how many 8-bit I/O ports can the microprocessor support? How many 16-bit I/O ports? Explain.
A multiprocessor consists of 100 processors, each capable of a peak execution rate of 2Gflops. What is the performance of the system as measured in Gflops when 2% of the code is sequential and 98% is parallelizable?
Suppose a byte-addressable computer using 4-way setassociative cache has 216 words of main memory (where each word is 32 bits) and a cache of 32 blocks, where each block is four words. Show the main memory address format for this machine. (Hint: Because this architecture is byte addressable, and the number of addresses is critical in determining the address format, you must convert everything to bytes.)
Can a specific physical address have more than two logical addresses? Give your opinion with examples. Suppose you have a microprocessor which has 16MB of total physical memory. In this case what would be the size of the address bus?
Suppose an instruction takes four cycles to execute in a nonpipelined CPU: one cycle to fetch the instruction, one cycle to decode the instruction, one cycle to perform the ALU operation, and one cycle to store the result. In a CPU with a four-stage pipeline, that instruction still takes four cycles to execute, so how can we say the pipeline speeds up the execution of the program?