Consider a system which employs an interrupt driven I/O for a particular device that transfer data at an average of 10 KBps on a continuous basis. Assume that interrupt processing takes about 100 µs (i.e. jump to the interrupt service routine (ISR); execute it and return to the main program). The fraction of processor time which is consumed by this I/O device when it is interrupted for every byte will be ?

Consider a system which employs an interrupt driven I/O for a particular device that transfer data at an average of 10 KBps on a continuous basis. Assume that interrupt processing takes about 100 µs (i.e. jump to the interrupt service routine (ISR); execute it and return to the main program). The fraction of processor time which is consumed by this I/O device when it is interrupted for every byte will be ?

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter4: Processor Technology And Architecture

Section: Chapter Questions

Problem 2PE: If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the...

See similar textbooks

Similar questions

3. An external event is sensed using polling with period P. It takes 100 cycles to processthe event. Processor frequency is 48 MHz. Before starting a new period, the previouspolling task should have finished. The relative deadline for processing an event is 10μs.(a) Determine the range of feasible polling periods? (b) Suppose now that an unrelated interrupt may occur and the interrupt has higher priority than the code for processing the polling event. Including all overhead, it takes 40 cycles to process the interrupt. The minimum time between two subsequent interrupts is T. Suppose that T is larger than 140 cycles. Determine the range of feasible polling periods.
Computer Science Suppose for a processor system it takes 35 cycles to push and pop registers onto the stack and change the PC value to the start of the interrupt service routine (ISR) or return from it. Suppose also that the ISR software takes additional 45 cycles to store the process state before the actual ISR body begins its work, and suppose it takes the same number of cycles to restore the process state when ISR is finished. If the ISR body takes 1000 cycles, what is the percent total overhead every time the ISR is executed? If the processor is running at a 2 GHz clock frequency, how long does it take before the ISR body begins execution in nanoseconds? This is usually called the ISR latency
On a uniprocessor, portion A of program P consumes 24 seconds, while portion B consumes 822 seconds. On a parallel computer, moderately serial portion A speeds up 4 times, while perfectly parallel portion B speeds up by the number of processors. 1- What is the speedup of program P on 1,024 processors? _______ times 2- How many processors are required to achieve at least half the theoretical maximum possible speedup on P?
Consider a computer which uses virtual addressing with 32 bit addresses and a two level page table. The virtual addresses are split into a 9 bit top level page table field, an 11 bit second level page table field and an offset. How large are the pages and, how many are there in the address space?
For simplicity, let us assume that each instruction on a RISC processor is executed in 2 microseconds and that an I/O device can only wait for an interrupt to be handled for a maximum of 1 millisecond before it is serviced. Do you know how many instructions may be executed with interrupts deactivated before they reach a specific number of instructions?
The arrival time for processes A,B,C and D is 0,2,4, and 5 while the required CPU burst time is 7,4,1 and 4 respectively. Using SRTN, what is the average turn-around time?
Suppose a two layer memory hierarchy has a 4 clock pulse hit time, a 35 clock pulse miss penalty, and the miss ratio is 20%. What is the AMAT (in number of clock pulses)?
How would it be advantageous to prioritize the I/O queue above the process execution queue? What will happen if the I/O is interrupted is anyone's guess. Indications are conflicting as to how this could effect the maximum burst rate of the CPU. I'm confused as to the nature of your question.
Q.Consider a computer system with DMA support. The DMA module is transferring one 8-bit character in one CPU cycle from a device to memory through cycle stealing at regular intervals. Consider a 2 MHZ processor. If 0.5% processor cycles are used for DMA, the data transfer rate of the device is bits per second.
When a CPU delivers an interrupt, it must stop whatever it is doing to reply to the signal. I'm curious about the reasons for stopping the procedure in order to complete the assignment. Let's start with the interrupting process and then go on to the executing process. explain?
Suppose we had a block transfer from an I/O device to memory. The block consists of 1024 words and one word can be transferred to/from memory at a time. a. What is the number of interrupts needed to transfer a block using DMA? b. What is the number of interrupts needed to transfer a block using interrupt driven I/O? c. What is the number of interrupts needed to transfer a block using programmed I/O’?
Consider a CPU which operates with 20Mbyte/s operating speed. The CPU is operating on program control mode of I/O and it has to transfer data of 20 bytes from it. The data is transferred byte wise. Size of the Status register is 2 bytes. What is the total time needed to perform the data transfer?