Consider a computer system with DMA support. The DMA module is transferring one 8-bit character in one CPU cycle from a device to memory through cycle stealing at regular intervals. Consider a 2 MHZ processor. If 0.5% processor cycles are used for DMA, the data transfer rate of the device is bits per second.

Consider a computer system with DMA support. The DMA module is transferring one 8-bit character in one CPU cycle from a device to memory through cycle stealing at regular intervals. Consider a 2 MHZ processor. If 0.5% processor cycles are used for DMA, the data transfer rate of the device is bits per second.

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter4: Processor Technology And Architecture

Section: Chapter Questions

Problem 2PE: If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the...

See similar textbooks

Similar questions

Processor R is a 64-bit RISC processor with a 2 GHz clock rate. The average instruction requires one cycle to complete, assuming zero wait state memory accesses. Processor C is a CISC processor with a 1.8 GHz clock rate. The average simple instruction requires one cycle to complete, assuming zero wait state memory accesses. The average complex instruction requires two cycles to complete, assuming zero wait state memory accesses. Processor R can’t directly implement the complex processing instructions of Processor C. Executing an equivalent set of simple instructions requires an average of three cycles to complete, assuming zero wait state memory accesses. Program S contains nothing but simple instructions. Program C executes 70% simple instructions and 30% complex instructions. Which processor will execute program S more quickly? Which processor will execute program C more quickly? At what percentage of complex instructions will the performance of the two processors be equal?
Consider a CPU that operates with a data transfer rate of 30 Mbytes/s. The data is transferred byte-wise and the CPU has to transfer 30bytes of data, and the size of the Status register is 4 bytes. What is the total time needed to perform the data transfer?
Consider a CPU which operates with 20Mbyte/s operating speed. The CPU is operating on program control mode of I/O and it has to transfer data of 20 bytes from it. The data is transferred byte wise. Size of the Status register is 2 bytes. What is the total time needed to perform the data transfer?
Consider a memory system with the following parameters: Tc = 100ns Cc = 0.01 cents/bit Tm = 1,200ns Cm = 0.001 cents/bit a. What is the cost of 1 MByte of main memory? b. What is the cost of 1 MByte of main memory using cache memory technology?
Suppose a two layer memory hierarchy has a 4 clock pulse hit time, a 35 clock pulse miss penalty, and the miss ratio is 20%. What is the AMAT (in number of clock pulses)?
Consider a cache memory with blocks of 23 words (1 word = 4 bytes) , with a bus Main Memory - Cache of (23x 32) bits , and with 1 clock cycle to send the address, a row cycle time (DRAM) of 13 cycles (one column only) and 1 clock cycle to return a word. Calculate the bandwidth of the system in byte per clock cycles (bandwidth = number of bytes per clock cycles) for the transfer of one block from Main Memory to Cache Memory for an interleaved main memory system with 23 banks (width of any bank: one word). Provide the solution with at least 2 decimals.
suppose, a soft real-time system has 100 m bytes of program memory that is loaded at 75% 16M bytes of data memory that is loaded at 25% and 10 M bytes of stack area that is loaded at 50%. what is the total memory utilization?
Consider a memory-management system based on paging. The total size of the physical address space 64 MB, Pages of size 4 KB, the Logical address space of 4GB. total number of pages are 16384, total number of frames are 16384 and the number of entries in a page table are 1048576.Now Calculate: a)Size of Page Table b) No of bits in Physical Address c) No of Bits in Logical Address
Consider a cache memory with blocks of 23 = words (1 word = 4 bytes) , with a bus Main Memory - Cache of 32 bits, and with 1 clock cycle to send the address, a row cycle time (DRAM) of 17 cycles (5 less clock cycles for the column access time) and 1 clock cycle to return a word. Assuming that each word is in a different DRAM row, calculate the bandwidth of the system in byte per clock cycles (bandwidth = number of bytes per clock cycles) for the transfer of one block from Main Memory to Cache Memory (not interleaved memory system). Provide the solution with at least 2 decimals
Suppose a processor has access to three levels of memory. Level 1 has an access timeof 9 microseconds, level 2 has an access time of 23 microseconds and level 3 has anaccess time of 65 microseconds. Level 1 contains a subset of the bytes contained inlevel 2, and level 2 contains a subset of the bytes contained in level 3. It is estimatedthat 35 % of all requested bytes are contained in level 1, 68 % of all requested bytesare contained in level 2 and 100 % of all requested bytes are contained in level 3. If abyte to be accessed is in level 1, then the processor will directly access it from level 1.If a byte to be accessed is not in level 1 but in level 2, then the processor will directlyaccess it from level 2. If a byte to be accessed is not in level 1 and not in level 2, thenthe processor will directly access it from level 3. For simplicity, we assume that theaccessed bytes are not transferred between the memory levels. Moreover, we ignorethe time that is required for the processor to…
Consider a paging system with the page table stored in memory.a. If a memory reference takes 400 nanoseconds, how long does a paged memoryreference take?b. If we add TLBs, and 95 percent of all page-table references are found in the TLBs,what is the effective memory reference time? (Assume that finding a page-table entry inthe TLBs takes zero time, if the entry is there.)
Consider a computer which uses virtual addressing with 32 bit addresses and a two level page table. The virtual addresses are split into a 9 bit top level page table field, an 11 bit second level page table field and an offset. How large are the pages and, how many are there in the address space?