For a system, RAM - 64KB, Block size - 4 bytes, Cache size - 128 bytes, 2-way Set Associative cache. CPU requires to access following memory locations while running a program "Test_Cache". 1024, 137, 11, 75, 74, 72, 133, 7, 69, 130, 129, 66, 65, 10, 5, 3 (for convenience, addresses are given in decimal). Calculate the Hit ratio assuming the cache is empty at the beginning. Also count the number of blocks replaced in cache memory if LRU (least Recently Used) is used as replacement algorithm. Please construct a table as follows and cakkulate'provide info for each address. Memory Block of Set no Hit/Miss Line Consequence Comments, if any address RAM no

Computer Networking: A Top-Down Approach (7th Edition)
7th Edition
ISBN:9780133594140
Author:James Kurose, Keith Ross
Publisher:James Kurose, Keith Ross
Chapter1: Computer Networks And The Internet
Section: Chapter Questions
Problem R1RQ: What is the difference between a host and an end system? List several different types of end...
icon
Related questions
Question

ans 3

For a system, RAM - 64KB, Block size - 4 bytes, Cache size - 128 bytes, 2-way Set Associative cache. CPU requires to access following memory locations while running a program "Test Cache".
1024, 137, 11, 75, 74, 72, 133, 7, 69, 130, 129, 66, 65, 10, 5, 3 (for convenience, addresses are given in decimal).
Calculate the Hit ratio assuming the cache is empty at the beginning. Also count the number of blocks replaced in cache memory if LRU (least Recently Used) is used as replacement algorithm.
Please construct a table as follows and calculate'provide info for cach address.
3.
Block
of Set no
Comments, if any
Memory
address
Hit/Miss Line
Consequence
RAM
no
Transcribed Image Text:For a system, RAM - 64KB, Block size - 4 bytes, Cache size - 128 bytes, 2-way Set Associative cache. CPU requires to access following memory locations while running a program "Test Cache". 1024, 137, 11, 75, 74, 72, 133, 7, 69, 130, 129, 66, 65, 10, 5, 3 (for convenience, addresses are given in decimal). Calculate the Hit ratio assuming the cache is empty at the beginning. Also count the number of blocks replaced in cache memory if LRU (least Recently Used) is used as replacement algorithm. Please construct a table as follows and calculate'provide info for cach address. 3. Block of Set no Comments, if any Memory address Hit/Miss Line Consequence RAM no
Expert Solution
steps

Step by step

Solved in 3 steps with 1 images

Blurred answer
Recommended textbooks for you
Computer Networking: A Top-Down Approach (7th Edi…
Computer Networking: A Top-Down Approach (7th Edi…
Computer Engineering
ISBN:
9780133594140
Author:
James Kurose, Keith Ross
Publisher:
PEARSON
Computer Organization and Design MIPS Edition, Fi…
Computer Organization and Design MIPS Edition, Fi…
Computer Engineering
ISBN:
9780124077263
Author:
David A. Patterson, John L. Hennessy
Publisher:
Elsevier Science
Network+ Guide to Networks (MindTap Course List)
Network+ Guide to Networks (MindTap Course List)
Computer Engineering
ISBN:
9781337569330
Author:
Jill West, Tamara Dean, Jean Andrews
Publisher:
Cengage Learning
Concepts of Database Management
Concepts of Database Management
Computer Engineering
ISBN:
9781337093422
Author:
Joy L. Starks, Philip J. Pratt, Mary Z. Last
Publisher:
Cengage Learning
Prelude to Programming
Prelude to Programming
Computer Engineering
ISBN:
9780133750423
Author:
VENIT, Stewart
Publisher:
Pearson Education
Sc Business Data Communications and Networking, T…
Sc Business Data Communications and Networking, T…
Computer Engineering
ISBN:
9781119368830
Author:
FITZGERALD
Publisher:
WILEY