1.Suppose that you have a system with two levels of caches L1 and L2 and you have following information:L1L2Miss Rate25%8%Access time2 clock cycles15 clock cyclesGiven that L2 cache miss costs 90 clock cycles. Calculate the average memory access time (AMAT in clockcycles) ?(Please round your answer to two decimal points)2.(Use information from Question 1)Calculate AMAT if it is known that on average, 80% of L1 cache access latency is overlapped withcomputation, 40% of L2 cache access latency is overlapped with computation and 10% of L2 miss latency isoverlapped with computation. Assume that on average, 3 memory references are serviced simultaneously forL1 Cache accesses, 2.5 memory references are serviced simultaneously for L2 cache accesses, and only 1.5 forL2 cache misses ?(Please round your answer to two decimal points) (Use information from Question 1 and 2)Calculate the CPI if the perfect-cache CPI is 0.5 and 25% of all instructions are memory references(load/store)?(Please round your answer to two decimal points)

EMAT= Hit ratio of L1*Access time of L1+Miss ratio of L1*hit ratio of L2(Access time of L1+Access…

Suppose that you have a system with two levels of caches L1 and L2 and you have following information: L1 L2 Miss Rate 25% 8% Access time 2 clock cycles 15 clock cycles Given that L2 cache miss costs 90 clock cycles. Calculate the average memory access time (AMAT in clock cycles)? (Please round your answer to two decimal points)

Suppose that you have a system with two levels of caches L1 and L2 and you have following information: L1 L2 Miss Rate 25% 8% Access time 2 clock cycles 15 clock cycles Given that L2 cache miss costs 90 clock cycles. Calculate the average memory access time (AMAT in clock cycles)? (Please round your answer to two decimal points)

Computer Networking: A Top-Down Approach (7th Edition)

7th Edition

ISBN:9780133594140

Author:James Kurose, Keith Ross

Publisher:James Kurose, Keith Ross

Chapter1: Computer Networks And The Internet

Section: Chapter Questions

Problem R1RQ: What is the difference between a host and an end system? List several different types of end...

See similar textbooks

Related questions

Q: Let cache of 0.7 hit having average access time 9 times faster than that of memory. If average…

A: So,answer is :0.53 ========================== explanation below:

Q: Let cache of 0.7 hit having average access time 9 times faster than that of memory. If average…

A: The answer is..

Q: Let cache of 0.7 hit having average access time 9 times faster than that of memory. If average…

A: Here in this question a cache with 0.7 hit is given with access time 9 times faster than memory…

Q: Consider a cache memory having the hit ratios for read and write operations are 70% and 80%…

A: Answer :

Q: Assume that we have a computer with a cache memory of 512blocks with a total size of 128K bits.…

A: Given that the size of the cache is 128K bits. Therefore cache size in terms of bytes = 128K bits /…

Q: Suppose that the processor has access to three levels of cache memory. Level 1 has an access time of…

A: Given : Suppose that the processor has access to three levels of cache memory. Level 1 has an…

Q: Suppose the cache access time is 1 ns, main memory access time is 100 ns and the cache hit rate is…

A: Effective Memory Time = cache hit rate * cache access time + cache miss rate ( cache access time +…

Q: Suppose that a cache is 20 times faster than main memory and cache memory can be used 80% of the…

Q: If T1 is L1 cache access time, T2 is L2 cache access time Tm is memory access time, h1 is hit rate…

A: Derivation: In cache memory, the average access time for single level cache organization is given…

Q: Assume that we have a computer with a cache memory of 512 blocks with a total size of 128K bits.…

A: Given the cache's capacity of 128K bits. Cache capacity in bytes = 128K bits / 8 = 16KB Because this…

Q: For a system, assume, RAM= 64KB, block size = 4 bytes, cache size = 64 bytes, 2-way set associative…

A: Given : RAM= 64KB, block size = 4 bytes, cache size = 64 bytes, and the mapping is 2-way set…