Suppose a program’s 15-th logical instruction (counting starts from zeroth) is at physical address 1234ABDE16 in the RAM. (contents of any logical address fits into any physical address) What is the physical address in the RAM where the program has been loaded? What is the physical address in the RAM of the last instruction of the program if it has 37 logical instructions altogether?

Suppose a program’s 15-th logical instruction (counting starts from zeroth) is at physical address 1234ABDE16 in the RAM. (contents of any logical address fits into any physical address) What is the physical address in the RAM where the program has been loaded? What is the physical address in the RAM of the last instruction of the program if it has 37 logical instructions altogether?

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter4: Processor Technology And Architecture

Section: Chapter Questions

Problem 2PE: If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the...

See similar textbooks

Similar questions

Most Intel CPUs use the __________, in which each memory address is represented by two integers.
_____ is a CPU design technique in which instruction execution is divided into multiple stages and different instructions can execute in different stages simultaneously.
A(n) ________________ instruction always alters the instruction execution sequence. A(n) ______________ instruction alters the instruction execution sequence only if a specified Condition is true.
Let's assume that CPU want to read a hexadecimal value stored at a specific location in the main memory. The 32-bi address of the location is 1AC34045. Write all the steps that the CPU take to perform the read operation.
Suppose the RAM for a certain computer has 4M words, where each word is 16 bits long. What is the capacity of this memory expressed in bytes? If this RAM is byte addressable, how many bits must an address contain? If this RAM is word addressable, how many bits must an address contain?
The von Neumann architecture stores a program and its data in memory. Thus, if a program misinterprets a memory address for a piece of data when it really contains a program instruction, it may unintentionally (or intentionally) change itself. What effects will this have on you as a programmer?
Suppose the RAM for a certain computer has 256M words, where each word is 16 bits long. a. What is the capacity of this memory expressed in bytes? b. If this RAM is byte addressable, how many bits must an address contain? c. If this RAM is word addressable, how many bits must an address contain?
Could you perhaps offer a condensed explanation of memory addressing, as well as the rationale behind why it is so critically important?
For a microprocessor to operate, let assume that it requires 2MB of RAM and 7MB of ROM. What is the minimum number of address lines the microprocessor must support? Draw a memory map of the system, assuming that the addresses for the RAM are below the addresses for the ROM.
Suppose that the following instructions are found at the given location in memory. Illustrate the flow of fetch and execute cycle during processing for both instructions. Assume initially [PC] = 45. Program Counter: 45 Accumulator: 123 Memory Location: Memory Address Content 45 STO 79 46 SUB 80 : : 79 737 80 012 : : Perform instruction 45. Perform instruction 46.
Under the von Neumann architecture, a program and its dataare both stored in memory. It is therefore possible for a program,thinking that a memory location holds a piece of data when itactually holds a program instruction, to accidentally (or onpurpose) modify itself. What implications does this present to youas a programmer?
Consider memory storage of a 32-bit word stored at memory word 34 in a byte addressable memory. (a) What is the byte address of memory word 34? (b) What are the byte addresses that memory word 34 spans? (c) Draw the number 0x3F526372 stored at word 342 in both big-endian and little-endian machines. Clearly label the byte address corresponding to each data byte value.