PROGRAMMABLE LOGIC PACKAGE
null Edition
ISBN: 9781260900620
Author: Petruzella
Publisher: MCG
expand_more
expand_more
format_list_bulleted
Question
Chapter 10, Problem 2P
Program Plan Intro
Counter:
- Counter is a device used to store a particular event has occurred various number of times.
- There are two types of counter namely,
- Down counters
- Down counters are already set with some value.
- It counts downwards from that value to zero.
- When it reaches zero, it achieves change state.
- Up counters
- Up counters counts upwards from zero to some preset value.
- When it reaches the preset value, it achieves change state.
- Down counters
Explanation of Solution
b.
Steps to operate the program to set Pilot Light 1 (PL1) output to “ON”:
- Press the reset Push Button (PB) to reset the counter to zero.
- To make a count of off-to-on transitions to 25, set the thumbwheel switch to a count of 025...
Expert Solution & Answer
Want to see the full answer?
Check out a sample textbook solution
Students have asked these similar questions
Using Verilog, express the state machine represented in the following bubble diagram. Your module should have inputs of clk, reset, x, y, and output of current_state. Note your method of state assignment, and make sure that the output port and is declared with an appropriate number of bits.
USE LOGISM TO COMPLETE THE FOLLOWING AND SHOW ANSWER IN LOGISM VIA IMAGE/SCREENSHOT
The most important and possible most difficult component to implement is the arithmetic logic unit. Thefunctions of the ALU are shown in Table 1. The ALU should have 5 inputs (A-input, B-input, F0-input, F1-input, Finput) and 1 output (C-output). You will need to determine how many bits each input and output should have.Remember, you are designing an 8-bit microprocessor! To achieve the specified ALU functions, think aboutwhich digital logic component(s) you can use to accomplish the task. For example, to add the value on the A-bus8-bit ALUD3D2D1D0A BF0F1F2C0=0, C1=0C0=0, C1=1C0=1, C1=0C0=1, C1=1 B0=1, B1=1B0=1, B1=0B0=0, B1=1C2to the value on the B-bus, you can simply use an 8-bit adder. Explore the components in Logisim! Additionally,you can think about using a multiplexer to determine which ALU function will be performed.
1. Design a 4-bit ALU that performs Arithmetic (add, subtraction), and Logicoperations (AND, OR). The following control signals are to be considered:• A/S: add/subtract (0:add, 1:subtract)• A/O: and/or (0:and, 1:or)• A/L: arithmetic/Logic (0:arithmetic, 1:logic)• R/W: read/write signal (0:read, 1:write)
Unit 3 (A/L) - Design a 4-bit ALU using Unit 1 and Unit 2. The control signal A/L willindicate which operation the ALU will perform (when the control signal is 0 performArithmetic, otherwise if the signal is 1 then perform Logic).Unit 4 (R/W)- Design three 4-bit parallel registers to hold A, B, and C where C keepsthe output of the ALU. The registers have a R/W control signal that indicates that theyare being written to or read from.
Chapter 10 Solutions
PROGRAMMABLE LOGIC PACKAGE
Ch. 10 - In general, what do data manipulation instructions...Ch. 10 - Prob. 2RQCh. 10 - Prob. 3RQCh. 10 - Prob. 4RQCh. 10 - Prob. 5RQCh. 10 - Prob. 6RQCh. 10 - Prob. 7RQCh. 10 - Prob. 8RQCh. 10 - Prob. 9RQCh. 10 - Prob. 10RQ
Ch. 10 - Prob. 11RQCh. 10 - Prob. 12RQCh. 10 - Prob. 13RQCh. 10 - Prob. 14RQCh. 10 - Prob. 15RQCh. 10 - Prob. 16RQCh. 10 - Prob. 17RQCh. 10 - Prob. 18RQCh. 10 - Prob. 19RQCh. 10 - Prob. 20RQCh. 10 - Prob. 21RQCh. 10 - Prob. 22RQCh. 10 - Prob. 1PCh. 10 - Prob. 2PCh. 10 - Prob. 3PCh. 10 - Prob. 4PCh. 10 - Prob. 7PCh. 10 - Prob. 8PCh. 10 - Prob. 9PCh. 10 - Prob. 10PCh. 10 - Write a program that will cause a light to come on...Ch. 10 - Write a program that will cause a light to come on...
Knowledge Booster
Similar questions
- The following questions are to design a counter that delivers a sequence: 000, 001, 010, 011, 100,(then repeating the pattern) when input w=1. The output keeps the same when w=0. Thus the statediagram is illustrated as follows.arrow_forwardWrite down a register transfer statement of 'contents of R1 minus R2 transferred to R3' for a system which has only an adder, but not a subtractor.arrow_forwardPlease answer the following question using only one 3-bit binary counter with clear input and the minimum number of components listed below, design a counter that generates the following sequence repeatedly: 0-> 3 -> 5 -> 7 -> 9 -> 11-> 13 -> 0 -> 3 -> 5 -> 7 …… Information: E is enable input. When E = 1, it counts at every clock cycle. When E = 0, it stops counting and output stays unchanged. clr is clear input. When clr = 1, it starts counting from 0 from the next clock cycle if E = 1. The only allowed components are: a) 3-bit binary counter b) left and right shifter c) Logic Gates (And, Or, Not) PLEASE USE THE 3-BIT COUNTER DESIGN BELOW WHEN DESIGNING THE COUNTERarrow_forward
- Draw the timing diagram for FETCH and SUB routine for the following control wordSU EP LM’ EI LI’ LB’ LA’ EA CE’ EU CP LO’arrow_forward1. Design a 4-bit ALU that performs Arithmetic (add, subtraction), and Logicoperations (AND, OR). The following control signals are to be considered:• A/S: add/subtract (0:add, 1:subtract)• A/O: and/or (0:and, 1:or)• A/L: arithmetic/Logic (0:arithmetic, 1:logic)• R/W: read/write signal (0:read, 1:write) The details of each control signal (Unit) are as follows.Unit 1 (A/S) - Design a 4-bit adder/subtractor that accepts two 4-bits numbers, A andB, and either add them up (A + B) or subtract them (A – B) depending on a controlsignal A/S (when the control signal is 0 perform ADD, otherwise if the signal is 1 thenperform SUB). The result will be stored in C.Unit 2 (A/O) - Design a 4-bit AND/OR unit that accepts two 4-bits numbers, A and B,and either AND them or OR them depending on a control signal A/O (when the controlsignal is 0 perform AND, otherwise if the signal is 1 then perform OR – bitwise logicaloperation). The result will be stored in C.Unit 3 (A/L) - Design a 4-bit ALU using Unit…arrow_forward1. Design a SINGLE 4-bit ALU that performs Arithmetic (add, subtraction), and Logicoperations (AND, OR). The following control signals are to be considered:• A/S: add/subtract (0:add, 1:subtract)• A/O: and/or (0:and, 1:or)• A/L: arithmetic/Logic (0:arithmetic, 1:logic)• R/W: read/write signal (0:read, 1:write) The details of each control signal (Unit) are as follows. Unit 1 (A/S) - Design a 4-bit adder/subtractor that accepts two 4-bits numbers, A andB, and either add them up (A + B) or subtract them (A – B) depending on a controlsignal A/S (when the control signal is 0 perform ADD, otherwise if the signal is 1 thenperform SUB). The result will be stored in C. Unit 2 (A/O) - Design a 4-bit AND/OR unit that accepts two 4-bits numbers, A and B,and either AND them or OR them depending on a control signal A/O (when the controlsignal is 0 perform AND, otherwise if the signal is 1 then perform OR – bitwise logicaloperation). The result will be stored in C. Unit 3 (A/L) - Design a 4-bit ALU…arrow_forward
- Please answer the following question using only one 3-bit binary counter with clear input and the minimum number of components listed below, design a counter that generates the following sequence repeatedly: 0-> 3 -> 5 -> 7 -> 9 -> 11-> 13 -> 0 -> 3 -> 5 -> 7 …… Note: E is enable input. When E = 1, it counts at every clock cycle. When E = 0, it stops counting and output stays unchanged. clr is clear input. When clr = 1, it starts counting from 0 from the next clock cycle if E = 1. The allowed components are: a) 3-bit binary counter b) left and right shifter c) Logic Gates (And, Or, Not) (the number of input pins are not limited, which means that you can have more than 2 input pins)arrow_forwardA separate set of information corresponds to each entry in the interrupt vector table.arrow_forwardFSM with one input A and two outputs S and L. The FSM should detect a short or long pulse on input A and assert output S or L accordingly. Short pulses endure one state duration, whereas extended pulses last more than one state transition. Draw your FSM's algorithmic state machine (ASM) graphic.arrow_forward
- Please show solution to answer The state diagram for a sequential circuit appears in the following figure. Make a state assignment for the circuit using 3-bit codes for the six states; make one of the code bits equal to the output to save logic, and find the encoded state table. The next states and outputs are don’t cares for the two unused state codes.arrow_forwardDraw a state diagram of a High Level State Machine that describes the operation of a pulse generator. The generator should produce a pulse 10 clock cycles long, and pulse when an input goes high. Draw the state diagram of a High Level State Machine that describes the operation of a light sequencer for a traffic light. Green should be on for 100 clock pulses, yellow for 20 clock pulses, and red for 70 clock pulses, for this particular street direction. Assume a slow clock (0.25 seconds to 1 second per pulse). What would the opposing street traffic light requirements need to be? Design a High Level State Machine for a paid parking system, such as the one found at Minneapolis-St. Paul Airport. The system will take your credit card when you drive in, record the number and insure it is valid, and then when you depart it uses the same credit card and time stamp to determine how much to charge you.arrow_forwardBuild C program to perform task below. Design its circuit in Proteus. State your observations.a) Make Port D produce 5V. Use bit addressable instructions.b) Make pin RB7, RB5, RB3 and RB1 ON and other Port B pins OFF. Use byte addressableinstruction.c) Make RE0, RA1, RB2, RC3 and RD4 HIGH.result discussion conclusionarrow_forward
arrow_back_ios
SEE MORE QUESTIONS
arrow_forward_ios
Recommended textbooks for you
Fundamentals of Information SystemsComputer ScienceISBN:9781305082168Author:Ralph Stair, George ReynoldsPublisher:Cengage Learning
Fundamentals of Information Systems
Computer Science
ISBN:9781305082168
Author:Ralph Stair, George Reynolds
Publisher:Cengage Learning