Programmable Logic Controllers - With Activities Manual and Access
5th Edition
ISBN: 9781259732430
Author: Petruzella
Publisher: MCG
expand_more
expand_more
format_list_bulleted
Question
Chapter 8, Problem 7P
Program Plan Intro
Count-Up (CTU) Counter:
- The CTU counter refers to an up counter
- This counter is used to count an event that occurs logically or externally and places that value in the counter’s accumulator.
- The accumulated value can even be maintained during false rung conditions and can be reset back to 0 using reset instruction.
Count-Down (CTD) Counter:
- The CTD counter refers to a down counter
- It decrements the accumulated value at each false-to-true transition and it also retains the accumulated value as soon as an on/off power cycle occurs.
Explanation of Solution
b.
Accumulated count of counter CTD:
- It is given that 20 on/off transitions occur at input “A” and 5 on/off transitions occur at input “B”.
- The CTU and CTD counters are addressed at the same location “C5:2”.
- The up-counter and down-counter operates simultaneously to increment and decrement the accumulated count value...
Explanation of Solution
c.
State of output A:
- Here, the accumulated count value of CTU counter is 15.
- The output “A” gets activated only when it receives CU signals from the counter “C5:2”.
- But, the preset value is set for 10...
Explanation of Solution
d.
State of output B:
- Here, the accumulated count value of CTD counter is 15.
- The output “B” gets activated only when it receives CD signals from the counter “C5:2”.
- But, the preset value is set for 10...
Explanation of Solution
e.
State of output C:
- Here, the accumulated count value of up/down counters is 15 and it is greater than the preset value 10 in the counters addressed at “C5:2’...
Expert Solution & Answer
Want to see the full answer?
Check out a sample textbook solution
Students have asked these similar questions
Please help with the following in regards to Nand2Tetris, and hack code, so hack assembly and hack vm. There can be more that one answer to a question if so please explain why.
1d. A symbol may be:
a. @followed by a number
b. @followed by a lower case word
c. @followed by upper case word
d. a and b
e. b and c
1e. Every boolean expression of N inputs and one output can be implemented
a. using a combination of D flip-flops, multiplexors and registers.
b. by connecting the output directly to all of the N inputs.
c. using a combination of And and Or gates.
d. using a combination of And, Or and Nand gates
1f. In twos-complement arithmetic, to create a negative value of a number X:
To subtract X from Y:
a. invert (Not) every bit in the number X.
b. invert the most significant bit of X.
c. add 1 to X, and invert every bit.
d. subtract 1 from X, and invert every bit
e. add 1 to X
f. invert every bit of X and add 1
FSM with one input A and two outputs S and L. The FSM should detect a short or long pulse on input A and assert output S or L accordingly. Short pulses endure one state duration, whereas extended pulses last more than one state transition. Draw your FSM's algorithmic state machine (ASM) graphic.
Write a Verilog code with testbench for 16-bit up/down counter with synchronous reset and synchronous up/down.If up/down is set the counter is up counter and if it is not set, the counter is a down counter.
Execute the module code, testbench code, and the simulation results. PLEASE EXECUTE CODE IN VERILOG
Chapter 8 Solutions
Programmable Logic Controllers - With Activities Manual and Access
Ch. 8 - Name the three forms of PLC counter instructions,...Ch. 8 - State four pieces of information usually...Ch. 8 - In a PLC counter instruction, what rule applies to...Ch. 8 - Prob. 4RQCh. 8 - When does the PLC counter instruction increment or...Ch. 8 - Prob. 6RQCh. 8 - Prob. 7RQCh. 8 - Prob. 8RQCh. 8 - Prob. 9RQCh. 8 - Prob. 10RQ
Knowledge Booster
Similar questions
- The following questions are to design a counter that delivers a sequence: 000, 001, 010, 011, 100,(then repeating the pattern) when input w=1. The output keeps the same when w=0. Thus the statediagram is illustrated as follows.arrow_forwardWrite a Verilog code with testbench for 16-bit up/down counter with synchronous reset and synchronous up/down.If up/down is set the counter is up counter and if it is not set, the counter is a down counter.Execute the module code, testbench code, and the simulation results. PLEASE EXECUTE CODE IN ICARUSarrow_forwardHow is the Program Counter, PC affected in the following situations.arrow_forward
- Sequence RequirementThe following are the sequence requirement for this project.• At first state (00) and third state (10): The system transitions to the next state when the long timer goes OFF.• At second state (01) and fourth state (11): The system transitions to the next state when the short timer goes OFF.Therefore, add the sequence requirement into state diagram from Lab 2, your new state diagram is shown in Figure 2.PART 1: DESIGN1.1 Design a 2-bit binary counter using D flip-flops. Consider the long timer, TL and short timer, TS as your control inputs for the counter to work. As shown in Figure 1, the output from this counter, will be inputted to the combinational logic circuit. Show all your design steps (truth table, equation, and circuit implementation).arrow_forwardGiven the processor circuit below, what are the control logic actions of dm_we, dm_re, and add_sub if instruction lw $t1, 0($t2) is executed? Respond to the question with a concise and accurate answer, along with a clear explanation and step-by-step solution, or risk receiving a downvote.arrow_forwardAnalyze the FSM shown above. Write the state transition and output tablesand sketch the state transition diagram. Describe in words what the FSM does. Recall that the s and r register inputs indicate set and reset, respectivelyarrow_forward
- Do you know what would happen if an instruction was rejected? TLBs controlled by software are quicker than those controlled by hardware in the following situations:arrow_forwardThe state diagram given in the figure starts from 00. What state will the system be in when 0 1 0 1 1 is applied to its inputs, respectively, and what does it produce as output.arrow_forwardAnalyse Verilog code in Figure 1 and modify the code to fulfil the following conditions:a) Add two more states: state C with state code 10, and state D with state code 11.b) State C will transit to state D if input X is 0 (output Z is 0), but it will remain in stateC if input X is 1 (output Z is 0).c) State D will transit to state A if input X is 0 (output Z is 0), and it will transit to stateB if input X is 1 (output Z is 1).arrow_forward
- Include a stimulus block covering all possible inputs in this code module mux4to1(out, in0, in1, in2, in3, sel); module mux2to1(out, in0, in1, sel); input in0, in1, sel; output out; assign out = (sel == 1'b0) ? in0:in1; endmodule input ino0, in1, in2, in3, sel; output out; wire w1, w2; mux2to1 m1(w1, in0, in1,sel); mux2to1 m2(w2, in2, in3, sel); assign out = (sel == 1'b0) ? w1:w2; endmodulearrow_forwardIf an instruction is rejected, the system records a message on VA page 30. What does this mean? In the following scenarios, a TLB managed by software would be faster than one handled by hardware:arrow_forwardWrite the word TRUE if the statement is correct If the statement is false, replace the word's that, if substituted for the underlined word/s, would make the statement correct. Flip-flops are asynchronous bi-stable devices because there can only be two states. Negative edged triggered flip-flop has a bubble on the clock input signal which means that the circuit will only respond to negative The S-R flip-flop is a single-input version of the J-K flip-flop formed by tying both inputs togetherarrow_forward
arrow_back_ios
SEE MORE QUESTIONS
arrow_forward_ios
Recommended textbooks for you
Database System ConceptsComputer ScienceISBN:9780078022159Author:Abraham Silberschatz Professor, Henry F. Korth, S. SudarshanPublisher:McGraw-Hill Education
Starting Out with Python (4th Edition)Computer ScienceISBN:9780134444321Author:Tony GaddisPublisher:PEARSON
Digital Fundamentals (11th Edition)Computer ScienceISBN:9780132737968Author:Thomas L. FloydPublisher:PEARSON
C How to Program (8th Edition)Computer ScienceISBN:9780133976892Author:Paul J. Deitel, Harvey DeitelPublisher:PEARSON
Database Systems: Design, Implementation, & Manag...Computer ScienceISBN:9781337627900Author:Carlos Coronel, Steven MorrisPublisher:Cengage Learning
Programmable Logic ControllersComputer ScienceISBN:9780073373843Author:Frank D. PetruzellaPublisher:McGraw-Hill Education
Database System Concepts
Computer Science
ISBN:9780078022159
Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan
Publisher:McGraw-Hill Education
Starting Out with Python (4th Edition)
Computer Science
ISBN:9780134444321
Author:Tony Gaddis
Publisher:PEARSON
Digital Fundamentals (11th Edition)
Computer Science
ISBN:9780132737968
Author:Thomas L. Floyd
Publisher:PEARSON
C How to Program (8th Edition)
Computer Science
ISBN:9780133976892
Author:Paul J. Deitel, Harvey Deitel
Publisher:PEARSON
Database Systems: Design, Implementation, & Manag...
Computer Science
ISBN:9781337627900
Author:Carlos Coronel, Steven Morris
Publisher:Cengage Learning
Programmable Logic Controllers
Computer Science
ISBN:9780073373843
Author:Frank D. Petruzella
Publisher:McGraw-Hill Education