1. For the following C code, what are the corresponding MIPS (Microprocessor without Interlocked Pipeline Stages) assembly instructions? :(Y-7)-(V+W)

Systems Architecture
7th Edition
ISBN:9781305080195
Author:Stephen D. Burd
Publisher:Stephen D. Burd
Chapter10: Application Development
Section: Chapter Questions
Problem 3RQ
icon
Related questions
Topic Video
Question

dont dont psot copied one sure and strict doownvote sure sure dislike

Assembly language is converted into executable machine code by a utility program referred to as an
assembler; the conversion process is referred to as assembly or assembling the code.
Assembly language uses a mnemonic to represent each low-level machine operation or op-code.
The questions in this assignment deal with converting a high-level language into assembly instructions.
Therefore, you need to know the instruction set and its structure.
1. For the following C code, what are the corresponding MIPS (Microprocessor without Interlocked Pipeline
Stages) assembly instructions?
X=(Y-Z)-(V+W)
where V, W, X, Y, Z are assigned to registers $s0, $s1, $s2, $s3, and $4, respectively. You may need
temporary register(s) for this question.
2. For the following C code, what are the corresponding MIPS assembly instructions?
B=C+A[7];
where (B) represented by $s0, C by $s1, and (A base address) represented by $s2 (temporary register(s)
may be needed).
Transcribed Image Text:Assembly language is converted into executable machine code by a utility program referred to as an assembler; the conversion process is referred to as assembly or assembling the code. Assembly language uses a mnemonic to represent each low-level machine operation or op-code. The questions in this assignment deal with converting a high-level language into assembly instructions. Therefore, you need to know the instruction set and its structure. 1. For the following C code, what are the corresponding MIPS (Microprocessor without Interlocked Pipeline Stages) assembly instructions? X=(Y-Z)-(V+W) where V, W, X, Y, Z are assigned to registers $s0, $s1, $s2, $s3, and $4, respectively. You may need temporary register(s) for this question. 2. For the following C code, what are the corresponding MIPS assembly instructions? B=C+A[7]; where (B) represented by $s0, C by $s1, and (A base address) represented by $s2 (temporary register(s) may be needed).
Expert Solution
trending now

Trending now

This is a popular solution!

steps

Step by step

Solved in 2 steps

Blurred answer
Knowledge Booster
Instruction Format
Learn more about
Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, computer-science and related others by exploring similar questions and additional content below.
Similar questions
  • SEE MORE QUESTIONS
Recommended textbooks for you
Systems Architecture
Systems Architecture
Computer Science
ISBN:
9781305080195
Author:
Stephen D. Burd
Publisher:
Cengage Learning