Consider a system with 2 level cache. Access times of Level 1 cache, Level 2 cache and main memory are 1 ns, 10 ns, and 500 ns, respectively. The hit rates of Level 1 and Level 2 caches are 0.8 and 0.9, respectively. What is the average access time of the system ignoring the search time within the cache

Consider a system with 2 level cache. Access times of Level 1 cache, Level 2 cache and main memory are 1 ns, 10 ns, and 500 ns, respectively. The hit rates of Level 1 and Level 2 caches are 0.8 and 0.9, respectively. What is the average access time of the system ignoring the search time within the cache

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter6: System Integration And Performance

Section: Chapter Questions

Problem 12RQ

See similar textbooks

Similar questions

Consider a memory system with a cache access time of 100ns and a memory access timeof 1200ns. If the effective access time is 10% greater than the cache access time, what is thehit ratio H?
Consider a two-tier memory system consisting of cache (SRAM) and main memory (DRAM). The cache access time is 1 nsec and the main memory access time is 50 nsecs. (1 nsec = 1 ́ 10-9 secs). (a) What is the overall memory access time given a cache hit rate of 95%? (b) What will the cache hit rate need to be if the overall memory access time in (a) is to be halved?
Consider a 512 KB cache system used in our laptop. The access time for the cache is 25 ns, and the memory access time is 200 ns. Assuming a miss rate of 25%, what would be the average memory access time?
Consider a computer with a single off-chip cache with a 10 ns hit time and a 95% hit rate. Mainmemory has an access time of 80 ns.I. What is the computer’s effective memory access time?II. Now, suppose, If we add a small on-chip direct mapped cache with a 1.4 ns hit time with60% hit rate, what is the computer’s effective memory access time?III. An alternative is to add a slightly larger 2-way associative on-chip cache with 2.1 ns hittime with 90% hit rate, what is the computer’s effective memory access time? IV. Which of the two alternatives is better? Determine the speedup achieved by the twoon-chip cache configurations (w.r.t. the baseline off-chip only cache)?
Consider a cache memory with blocks of 23 = words (1 word = 4 bytes) , with a bus Main Memory - Cache of 32 bits, and with 1 clock cycle to send the address, a row cycle time (DRAM) of 17 cycles (5 less clock cycles for the column access time) and 1 clock cycle to return a word. Assuming that each word is in a different DRAM row, calculate the bandwidth of the system in byte per clock cycles (bandwidth = number of bytes per clock cycles) for the transfer of one block from Main Memory to Cache Memory (not interleaved memory system). Provide the solution with at least 2 decimals
In paging (given diagram), for CPU request there are two access time one for accessing page table and one for physical memory access. How should we minimize this access time? Redraw the figure. Formulate the formula for Effective Access Time. 3. Calculate the Effective Access Time (EAT) by assuming the Hit ratio (?) 85% and 95%. Cache Access Time (ε) is 20 microsecond and Memory Access Time (Τ) is 100 microsecond
You are asked to perform capacity planning for a two-level memory system. The first level, M1 is a cache with three capacity choices of 64Kbytes, 128Kbytes, and 256Kbytes. The second level, M2, is a main memory with a 4Mbyte capacity. Let c1 and c2 be the costs per byte and t1 and t2 be the access times for M1 and M2, respectively. Assume c1 = 20 * c2 and t2 = 10 * t1. The cache hit ratios for the 3 capacities are assumed to be 0.7, 0.9 and 0.95, respectively. What is the average memory access time, AMAT, if t1 = 20ns in the three cache designs? (Note that t1 is the time from M1 to CPU and t2 is that from M2 to CPU. This means that t2 includes t1).
Suppose a byte-addressable computer using set associative cache has 2^24 bytes of main memory and a cache size of 64K bytes, and each cache block contains 32 bytes. a) If this cache is 2-way set associative, what is the format of a memory address as seen by the cache, that is, what are the sizes of the tag, set, and offset fields? b) If this cache is 4-way set associative, what is the format of a memory address as seen by the cache?
Consider a system with 4GB of memory address space. Assuming a write-back policy and block size of 32 bytes, find the space overhead when it uses a (a) 64 KB direct mapped cache(b) fully associative cache (c) eight-way set-associative cache
Q2) Given a physical memory of 8 k and a cache memory of 512 bytes with block size 64 bytes. The system uses associative mapping with set size 2 lines per setA- How the memory address will be split to indicate tag, and offset B- What is the size of tag directory.
Suppose a two layer memory hierarchy has a 4 clock pulse hit time, a 35 clock pulse miss penalty, and the miss ratio is 20%. What is the AMAT (in number of clock pulses)?
Consider a computer with the following characteristics• total of 1Mbyte of main memory• word size of 1 byte• block size of 64 bytes• cache size of 128 Kbytes.a) How many bits should be reserved for tag, line, and word offsets for a direct-mapped cache.b) How many bits should be reserved for tag and word offset for a fully-associative cache.c) How many bits should be reserved for tag, cache set, and word offset for a 8-way set-associative cache.