Homework Help is Here – Start Your Trial Now!
Engineering
Computer Engineering
Consider following MIPS instruction sequence: Iw $t0,0($s1) add $t0,$t0,$t3 sw $t0,0($s1) addi $9,$s1,4 Iw $t1,0($9) add $t1,$t1,$t3 sw $t1,0($s9) addi $s1,$s9, 4 You are required to fill the bundles in the table below for a VLIW machine to have the minimum number of execution cycles. The LEFT part of the bundle (second column in the table) can be only an ALU or branch instruction, whereas the RIGHT part (third column in the table) can be only a load or store instruction. You are allowed to reorder independent instructions and change the offset of addressing. You are not allowed to combine instructions. Explain each instruction-to-slot mapping decision you make in sufficient detail (i.e., why you have decided so, couldn't instruction be scheduled in an earlier slot (cycle)?). Cycle ALU/Branch Load/Store 1 3 4 7 8. 9

Consider following MIPS instruction sequence: Iw $t0,0($s1) add $t0,$t0,$t3 sw $t0,0($s1) addi $9,$s1,4 Iw $t1,0($9) add $t1,$t1,$t3 sw $t1,0($s9) addi $s1,$s9, 4 You are required to fill the bundles in the table below for a VLIW machine to have the minimum number of execution cycles. The LEFT part of the bundle (second column in the table) can be only an ALU or branch instruction, whereas the RIGHT part (third column in the table) can be only a load or store instruction. You are allowed to reorder independent instructions and change the offset of addressing. You are not allowed to combine instructions. Explain each instruction-to-slot mapping decision you make in sufficient detail (i.e., why you have decided so, couldn't instruction be scheduled in an earlier slot (cycle)?). Cycle ALU/Branch Load/Store 1 3 4 7 8. 9

Computer Networking: A Top-Down Approach (7th Edition)
Computer Networking: A Top-Down Approach (7th Edition)
7th Edition
ISBN:9780133594140
Author:James Kurose, Keith Ross
Publisher:James Kurose, Keith Ross
Chapter1: Computer Networks And The Internet
Section: Chapter Questions
Problem R1RQ: What is the difference between a host and an end system? List several different types of end...
See similar textbooks
icon
Related questions
Question

Q1

Consider following MIPS instruction sequence: Iw $t0,0($s1) add $t0,$t0,$t3 sw $t0,0($s1) addi $$9,$s1,4 Iw $t1,0($9) add $t1,$t1,$t3 sw $t1,0($s9) addi $s1,$s9, 4 You are required to fill the bundles in the table below for a VLIW machine to have the minimum number of execution cycles. The LEFT part of the bundle (second column in the table) can be only an ALU or branch instruction, whereas the RIGHT part (third column in the table) can be only a load or store instruction. You are allowed to reorder independent instructions and change the offset of addressing. You are not allowed to combine instructions. Explain each instruction-to-slot mapping decision you make in sufficient detail (i.e., why you have decided so, couldn't instruction be scheduled in an earlier slot (cycle)?). Сycle ALU/Branch Load/Store 1 2 3 4 8. 6.
Transcribed Image Text:Consider following MIPS instruction sequence: Iw $t0,0($s1) add $t0,$t0,$t3 sw $t0,0($s1) addi $$9,$s1,4 Iw $t1,0($9) add $t1,$t1,$t3 sw $t1,0($s9) addi $s1,$s9, 4 You are required to fill the bundles in the table below for a VLIW machine to have the minimum number of execution cycles. The LEFT part of the bundle (second column in the table) can be only an ALU or branch instruction, whereas the RIGHT part (third column in the table) can be only a load or store instruction. You are allowed to reorder independent instructions and change the offset of addressing. You are not allowed to combine instructions. Explain each instruction-to-slot mapping decision you make in sufficient detail (i.e., why you have decided so, couldn't instruction be scheduled in an earlier slot (cycle)?). Сycle ALU/Branch Load/Store 1 2 3 4 8. 6.
Expert Solution
trending now

Trending now

This is a popular solution!

steps

Step by step

Solved in 2 steps with 1 images

SEE SOLUTIONCheck out a sample Q&A here
Blurred answer
Recommended textbooks for you
Computer Networking: A Top-Down Approach (7th Edi…
Computer Networking: A Top-Down Approach (7th Edi…
Computer Engineering
ISBN:
9780133594140
Author:
James Kurose, Keith Ross
Publisher:
PEARSON
Computer Organization and Design MIPS Edition, Fi…
Computer Organization and Design MIPS Edition, Fi…
Computer Engineering
ISBN:
9780124077263
Author:
David A. Patterson, John L. Hennessy
Publisher:
Elsevier Science
Network+ Guide to Networks (MindTap Course List)
Network+ Guide to Networks (MindTap Course List)
Computer Engineering
ISBN:
9781337569330
Author:
Jill West, Tamara Dean, Jean Andrews
Publisher:
Cengage Learning
Concepts of Database Management
Concepts of Database Management
Computer Engineering
ISBN:
9781337093422
Author:
Joy L. Starks, Philip J. Pratt, Mary Z. Last
Publisher:
Cengage Learning
Prelude to Programming
Prelude to Programming
Computer Engineering
ISBN:
9780133750423
Author:
VENIT, Stewart
Publisher:
Pearson Education
Sc Business Data Communications and Networking, T…
Sc Business Data Communications and Networking, T…
Computer Engineering
ISBN:
9781119368830
Author:
FITZGERALD
Publisher:
WILEY
SEE MORE TEXTBOOKS