The 8-bit registers R1, R2, R3, and R4 initially have the following values: R1 - 1111 0010, R2- 1 1 1 1 1 1 1 1 , R3- 1011 1001 , R4 1 1 101010 Determine the 8-bit values in each register after the execution of the following sequence of microoperations. R1 <-R1 + R2 R3<- R3 ^ R4, R2 <- R2 + 1 R1 <- R1 – R3

The 8-bit registers R1, R2, R3, and R4 initially have the following values: R1 - 1111 0010, R2- 1 1 1 1 1 1 1 1 , R3- 1011 1001 , R4 1 1 101010 Determine the 8-bit values in each register after the execution of the following sequence of microoperations. R1 <-R1 + R2 R3<- R3 ^ R4, R2 <- R2 + 1 R1 <- R1 – R3

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter11: Operating Systems

Section: Chapter Questions

Problem 30VE

See similar textbooks

Similar questions

3) The 8-bit register AR, BR, CR, and DR initially have the following values: [5]AR = 11010110; BR = 11100111; CR = 10110001; DR = 10111010Determine the 8-bit values in each register after the execution of the following sequenceof microoperations.AR  AR + BR Add BR + ARCR  CR AND DR, BR  BR + 1 AND DR to CR, Increment BRAR AR - CR Subtract CR from AR
Q2. The 8-bit registers AR, BR, CR, and DR initially have the following values: AR= 11010010, BR= 11100011, CR= 10111001 , DR= 10101011 Determine the 8-bit values in each register after the execution of the following sequence of microoperations. AR <-AR + BR CR <- CR ^ DR, BR <- CR + 1 AR <-AR – CR
The 8-bit registers R1, R2, R3, and R4 initially have the following values: R1 - 1111 0010, R2- 1 1 1 1 1 1 1 1 , R3- 1011 1001 , R4 1 1 101010 Determine the 8-bit values in each register after the execution of the following sequence of microoperations. R1 <-R1 + R2 R3<- R3 ^ R4, R2 <- R2 + 1 R1 <- R1 R3
1. Suppose 8 bit registers have following contentsX=00001111Y=10101010Z= 11011011W=00110011What will be the 8 bit values of each register after execution of following sequences ofmicrooperations ?X ← ? + ?Z←Z⋀ ?, ? ← ? + 1X←X-Z
The 8-bit register AR, BR, CR, and DR initially have the following values: [5]AR = 11010110; BR = 11100111; CR = 10110001; DR = 10111010Determine the 8-bit values in each register after the execution of the following sequence of microoperations.AR  AR + BR Add BR + ARCR  CR AND DR, BR  BR + 1 AND DR to CR, Increment BRAR AR - CR Subtract CR from AR
Consider the following store instruction: SW R1, 0x000F(R0). Assume that the registers R0 and R1 are initialized with 0x00000001 and 0x53A78BC Frespectively. A section of the MIPS byte addressable data memory is shown. Give the memory word of the following memory locations after the SW operation: (a). 0x00000015. (b). 0x00000014. (c). 0x00000013. (d) 0x00000012.(e). 0x00000011. (f). 0x00000010.
Consider the following two operations: (a) PC = PC + 4; (b) PC = PC + offset (offset is a positive or negative multiple of 4).Which of the following statements is true? a In the MIPS architecture, operation (b) is done by performing operation (a) as many times as required. b Operation (a) requires about 1/2 as much hardware to implement as does operation (b) c Operation (a) is simply done by replacing the right-most two bits of PC with 00. d Since (a) is a special case of (b), these two operations require the same hardware to implement.
This question is on Computer Architecture. Translate the following arithmetic and logical expressions written in C programming language intoinstructions sequences written in MIPS Assembly language. You may assume that the values (orbase addresses) of the variables a, b, c, and d are in the general-purpose registers $s0, $s1,$s2, and $s3. 1. d[3] = a - b + c[7];2. c[5] = (a << 3) & (b >> 2);Here, <<, >>, and & indicate the bitwise left-shift, right-shift, and AND operations respectively.
The 8-bit register AR, BR, CR, and DR initially have the following values:AR = 11010010; BR = 11111111; CR = 10101001; DR = 10101010Determine the 8-bit values in each register after the execution of the following sequence ofmicrooperations.AR <- AR + BR Add BR + ARCR <- CR AND DR, BR <- BR + 1 AND DR to CR, Increment BRAR <- AR - CR Subtract CR from AR
Section 5.5 states that modern server memory modules (DIMMs) employ SEC/DED ECC to protect each 64 bits with 8 parity bits. Compute the cost/ performance ratio of this code to the code from 5.9.1. In this case, cost is the relative number of parity bits needed while performance is the relative number of errors that can be corrected. Which is better?
1. Name all of the general purpose registers and some of their special functions. 2. How are the segment registers used to form a 20-bit address? 3. (a) If CS contains 03E0H and IP contains 1F20H, from what address is the next instruction fetched? (b) If SS contains 0400H and SP contains 3FFEH, where is the top of the stack located? (c) If a data segment deigns at address 24000H, what is the address of the last location in the segment? 4. Explain what the instruction array and data caches are used for. 5. What is the EU and BIU, and what purpose in the microcomputer? 6. Two memory locations, beginning at address 3000H, contain the bytes 34H and 12H. What is the word stored at location 3000H? See Figure 2.26 for details. Address 3000 Data 34 3001 12 Figure 2.26 For question 6 7. What is a physical address? What are the differences between the 8086 logical and physical memory maps? 8. May memory segments overlap? If so, what is the minimum number of overlapped bytes…
Answer only 3 and 4 Suppose memory has 256KB, OS use low address 20KB, there is one program sequence: (20) • Prog1 request 80KB, prog2 request 16KB, • Prog3 request 140KB • Prog1 finish, Prog3 finish; • Prog4 request 80KB, Prog5 request 120kb • Use first match and best match to deal with this sequence • (from high address when allocated) • (1)Draw allocation state when prog1,2,3 are loaded into memory? • (2)Draw allocation state when prog1, 3 finish? • (3)use these two algorithms to draw the structure of free queue after prog1 , 3 finish(draw the allocation descriptor information,) • (4) Which algorithm is suitable for this sequence ? Describe the allocation process?