COMPUTER SYSTEMS&MOD MSGT/ET SA AC PKG
3rd Edition
ISBN: 9780134671123
Author: Bryant
Publisher: PEARSON
expand_more
expand_more
format_list_bulleted
Question
Chapter 4.5, Problem 4.38PP
Program Plan Intro
Data movement instructions:
- The different instructions are been grouped as “instruction classes”.
- The instructions in a class performs same operation but with different sizes of operand.
- The “Mov” class denotes data movement instructions that copy data from a source location to a destination.
- The class has 4 instructions that includes:
- movb:
- It copies data from a source location to a destination.
- It denotes an instruction that operates on 1 byte data size.
- movw:
- It copies data from a source location to a destination.
- It denotes an instruction that operates on 2 bytes data size.
- movl:
- It copies data from a source location to a destination.
- It denotes an instruction that operates on 4 bytes data size.
- movq:
- It copies data from a source location to a destination.
- It denotes an instruction that operates on 8 bytes data size.
- movb:
Unary and Binary Operations:
- The details of unary operations includes:
- The single operand functions as both source as well as destination.
- It can either be a memory location or a register.
- The instruction “incq” causes 8 byte element on stack top to be incremented.
- The instruction “decq” causes 8 byte element on stack top to be decremented.
- The details of binary operations includes:
- The first operand denotes the source.
- The second operand works as both source as well as destination.
- The first operand can either be an immediate value, memory location or register.
- The second operand can either be a register or a memory location.
Jump Instruction:
- The “jump” instruction causes execution to switch to an entirely new position in program.
- The “label” indicates jump destinations in assembly code.
- The “je” instruction denotes “jump if equal” or “jump if zero”.
- The comparison operation is performed.
- If result of comparison is either equal or zero, then jump operation takes place.
- The “ja” instruction denotes “jump if above”.
- The comparison operation is performed.
- If result of comparison is greater, then jump operation takes place.
- The “pop” instruction resumes execution of jump instruction.
- The “jmpq” instruction jumps to given address. It denotes a direct jump.
Expert Solution & Answer
Want to see the full answer?
Check out a sample textbook solutionStudents have asked these similar questions
(a) Draw pipeline diagram (FI, DI, FO, EI) with one memory port for the following instructions:
MOV [1234], 035
ADD_[1234], AX
SUB BX, CX
XOR CX, BX
AND BX, 035
PUSH CX
(b) Write the code for the following. Rewrite the code to reduce hazards by instruction rescheduling:
[c] = [a] -[e]
[b]= [c] + [d]
[f] = [d] + [e]
Are these instruction true or false ?why? (choose five only
LDI R13, 0x20 (1
.Harvard architecture consist of separate memories (2
MOV CS, AX (3
[MOV AL,[BX (4
To configure port B as output (5
LDI R16, OXFF*
OUT DDRC, R16
To read the content of port C (6
LDI R20, 0x00
OUT DDRC, R20
(a) Generate a full RTN code in Fetch, Decode, Execute and Write Back step for:
MUL 602, #5, #2
Assume that, in this instruction, the registers used to temporarily store the fetched
data are RI and R2. The result of arithmetic operation is stored temporarily in R3
before it being stored back in memory location M[602]. The initial Program Counter
value is 500. The illustration is as in Figure Q41(a).
Memory
CPU Register
500
0600
0500
PC
501
0601
IR
R1
R2
600
0005
R3
601
0003
602
Figure Q41(a)
Chapter 4 Solutions
COMPUTER SYSTEMS&MOD MSGT/ET SA AC PKG
Ch. 4.1 - Prob. 4.1PPCh. 4.1 - Prob. 4.2PPCh. 4.1 - Prob. 4.3PPCh. 4.1 - Prob. 4.4PPCh. 4.1 - Prob. 4.5PPCh. 4.1 - Prob. 4.6PPCh. 4.1 - Prob. 4.7PPCh. 4.1 - Prob. 4.8PPCh. 4.2 - Practice Problem 4.9 (solution page 484) Write an...Ch. 4.2 - Prob. 4.10PP
Ch. 4.2 - Prob. 4.11PPCh. 4.2 - Prob. 4.12PPCh. 4.3 - Prob. 4.13PPCh. 4.3 - Prob. 4.14PPCh. 4.3 - Prob. 4.15PPCh. 4.3 - Prob. 4.16PPCh. 4.3 - Prob. 4.17PPCh. 4.3 - Prob. 4.18PPCh. 4.3 - Prob. 4.19PPCh. 4.3 - Prob. 4.20PPCh. 4.3 - Prob. 4.21PPCh. 4.3 - Prob. 4.22PPCh. 4.3 - Prob. 4.23PPCh. 4.3 - Prob. 4.24PPCh. 4.3 - Prob. 4.25PPCh. 4.3 - Prob. 4.26PPCh. 4.3 - Prob. 4.27PPCh. 4.4 - Prob. 4.28PPCh. 4.4 - Prob. 4.29PPCh. 4.5 - Prob. 4.30PPCh. 4.5 - Prob. 4.31PPCh. 4.5 - Prob. 4.32PPCh. 4.5 - Prob. 4.33PPCh. 4.5 - Prob. 4.34PPCh. 4.5 - Prob. 4.35PPCh. 4.5 - Prob. 4.36PPCh. 4.5 - Prob. 4.37PPCh. 4.5 - Prob. 4.38PPCh. 4.5 - Prob. 4.39PPCh. 4.5 - Prob. 4.40PPCh. 4.5 - Prob. 4.41PPCh. 4.5 - Prob. 4.42PPCh. 4.5 - Prob. 4.43PPCh. 4.5 - Prob. 4.44PPCh. 4 - Prob. 4.45HWCh. 4 - Prob. 4.46HWCh. 4 - Prob. 4.47HWCh. 4 - Prob. 4.48HWCh. 4 - Modify the code you wrote for Problem 4.47 to...Ch. 4 - In Section 3.6.8, we saw that a common way to...Ch. 4 - Prob. 4.51HWCh. 4 - The file seq-full.hcl contains the HCL description...Ch. 4 - Prob. 4.53HWCh. 4 - The file pie=full. hcl contains a copy of the PIPE...Ch. 4 - Prob. 4.55HWCh. 4 - Prob. 4.56HWCh. 4 - Prob. 4.57HWCh. 4 - Our pipelined design is a bit unrealistic in that...Ch. 4 - Prob. 4.59HW
Knowledge Booster
Similar questions
- Problem I ( Assembler ) Provide the assembly implementation of the C - code below . Sub 10 is a function that subtract 10 from a given input x. Assumption : MyArray base address is store in register $S1. Feel free to use instruction li or si. li load an immediate value into a register . For instance, li $S4 5 will copy value 5 into register $S4. C code for ( i = 0,1 < 10 , i ++ ) { MyArray [ i ] = MyArray [ i - 1 ] + MyArray [ i + 1 ] ; Sub10 ( MyArray [ i ]; } Sub10 ( x ) { Return ( x - 10 ) ; } Code in Assembly Language: sub10(int): ; Implementation of the sub10() function push rbp mov rbp, rsp mov DWORD PTR [rbp-4], edi mov eax, DWORD PTR [rbp-4] sub eax, 10 pop rbp ret main: ; Main function Implementation push rbp mov rbp, rsp sub rsp, 64 mov…arrow_forward- Write an assembly code to rotate a stepper motor with three main terminals in counter clockwise dual step. This motor will loop (6) cycles, and the control information will be transferred from memory location (SMX) using lookup table instruction to the system. So that, the memory name should not appear in the loop. Also, save each control word in the stack.arrow_forwardProblem I ( Assembler ) Provide the assembly implementation of the C - code below . Sub 10 is a function that subtract 10 from a given input x. Assumption : MyArray base address is store in register $S1. Feel free to use instruction li or si. li load an immediate value into a register . For instance, li $S4 5 will copy value 5 into register $S4. C code for ( i = 0,1 < 10 , i ++ ) { MyArray [ i ] = MyArray [ i - 1 ] + MyArray [ i + 1 ] ; Sub10 ( MyArray [ i ]; } Sub10 ( x ) { Return ( x - 10 ) ; }arrow_forward
- 3. Verify the operation of instruction. JMP BX Assume the content of BX is 0010 H.arrow_forward(a) An instruction at address 021 in the basic computer has I-0, an operation code of the AND instruction, and an address part equal to 083 (all numbers are in hexadecimal). The memory word at address 083 contains the operand B8F2 and the content of AC is A937. Go over the instruction cycle and determine the contents of the following registers at the end of the execute phase: PC, AR, DR, AC, and IR. Repeat the problem six more times starting with an operation code of another memory- reference instruction.arrow_forward(Question 8)A four stage pipelined processor is aimed to execute 105 instructions and processor is operated with 1GHz clock frequency. Two stall cycles are required for executing 40% instructions, only one clock cycle is sufficient for other instructions. Total amount of time required to execute 105 instructions in microseconds.arrow_forward
- (c) Below is an assembly language instruction for a subtraction operation. R20, 0x78 LDI LDI R21. 0x0A SUB R20, R21 (1) Fill in Table Q.1(a) with the value in register R20 after execution of the instructions have completed. Show the working steps. R20 Table Q.1(a): R20 Register D D D₁ D₁ D₂ D₂ D₁ D₂ (ii) Determine the value of the H, N and Z flags after execution of the instructions have completed. The initial value of each flag is '0'.arrow_forwardQuestion 4: a) Translate the following C code to MIPS assembly code. Use a minimum number of instructions. Assume that the values of a, b, i, and jare in registers $80, $s 1, $t0, and $t1, respectively. Also, assume that register $s2 holds the base address of array D. for (i=0; iarrow_forwardQuestion 1 (> For the first 14 questions, use the MIPS assembly code: SW $22, 40 ($24). AND $8, $17, $18 ADDI $20, $12, 5 OR $16, $10, $11 Each register contains an initial value of decimal 100 plus its register number. (e.g. register $8 contains 108, register $22 contains 122, etc). The code begins running on a 5-stage MIPS pipelined processor with SW starting in cycle 1. Diagram the instructions within a pipeline diagram to determine which stage each instruction will be in during each cycle. Then answer the next 14 questions, During cycle 3, which instruction will use values from the IF/ID pipeline register? Question 2 During cycle 4, which instruction will use values from the ID/EX pipeline register? Question 3 During cycle 4, what decimal register number will be obtained from ID/EX.RegisterRs? Question 4 During cycle 4, which instruction will use values from the EX/MEM pipeline register? Question 5 ( During cycle 4, what decimal value is obtained from EX/MEM.ALUresult ?arrow_forward+ (18) + RI + R1 [18) + R1 R1 Consider following Program currently loaded in main memory. 1. 2. R1 3. Provide all the stages instruction 3 goes through during its executionarrow_forward(1) Compare Conditional and Control flags. (i1) Consider the instruction SUB AL, CL. (AL) = 50 H, (CL) = 20 H. Write the flaa register value (in Hex) after the execution of the instruction. Assume all the control flags are reset. (Note : Solve the question in paper, scan and upload along with the other Part B and C answers)arrow_forward(b) (i) (ii) Elaborate how we can identify the instruction format (i.e., R-, I- or J- type) of a machine code. Translate the following machine code to MIPS assembly code. Show all your workings. 0x0125882Aarrow_forwardarrow_back_iosSEE MORE QUESTIONSarrow_forward_ios
Recommended textbooks for you
- Database System ConceptsComputer ScienceISBN:9780078022159Author:Abraham Silberschatz Professor, Henry F. Korth, S. SudarshanPublisher:McGraw-Hill EducationStarting Out with Python (4th Edition)Computer ScienceISBN:9780134444321Author:Tony GaddisPublisher:PEARSONDigital Fundamentals (11th Edition)Computer ScienceISBN:9780132737968Author:Thomas L. FloydPublisher:PEARSON
- C How to Program (8th Edition)Computer ScienceISBN:9780133976892Author:Paul J. Deitel, Harvey DeitelPublisher:PEARSONDatabase Systems: Design, Implementation, & Manag...Computer ScienceISBN:9781337627900Author:Carlos Coronel, Steven MorrisPublisher:Cengage LearningProgrammable Logic ControllersComputer ScienceISBN:9780073373843Author:Frank D. PetruzellaPublisher:McGraw-Hill Education
Database System Concepts
Computer Science
ISBN:9780078022159
Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan
Publisher:McGraw-Hill Education
Starting Out with Python (4th Edition)
Computer Science
ISBN:9780134444321
Author:Tony Gaddis
Publisher:PEARSON
Digital Fundamentals (11th Edition)
Computer Science
ISBN:9780132737968
Author:Thomas L. Floyd
Publisher:PEARSON
C How to Program (8th Edition)
Computer Science
ISBN:9780133976892
Author:Paul J. Deitel, Harvey Deitel
Publisher:PEARSON
Database Systems: Design, Implementation, & Manag...
Computer Science
ISBN:9781337627900
Author:Carlos Coronel, Steven Morris
Publisher:Cengage Learning
Programmable Logic Controllers
Computer Science
ISBN:9780073373843
Author:Frank D. Petruzella
Publisher:McGraw-Hill Education