PROGRAMMABLE LOGIC CONTROLLERS W/CONNEC
PROGRAMMABLE LOGIC CONTROLLERS W/CONNEC
2017th Edition
ISBN: 9781264228720
Author: Petruzella
Publisher: MCG
bartleby

Concept explainers

Question
Book Icon
Chapter 7, Problem 9P
Program Plan Intro

Timer:

  • Timer is mainly used to keep an output ON for a specific length of time.
  • It provides a preset delay to the control actions.
  • In a timer, the output will be energized when the preset value becomes equal to the accumulated value.
  • Three different types of timers include a Delay-OFF, a Delay-ON, and a Delay-ON-Retentive timer.

Timer ON Delay (TON):

  • TON refers to an on-delay timer.
  • The on-delay timer is the most commonly used timer.
  • TON counts the time-based intervals as soon as the instruction becomes true.
  • Here, the output changes its state from low to high when the timer provides some time delay (instruction goes from OFF to ON state).

Explanation of Solution

b.

Given:

Consider the given conditions,

  • Input = True
  • EN = 1
  • TT = 1
  • DN = 1

Explanation:

The given program uses TON, so if the input is true, then the instruction will start to execute the program.

  • The timer “T4:0” will start timing and the EN signal bits get activated.
  • Next, the TT also turns into “true” until the accumulated values attains the preset value “10”...

Explanation of Solution

c.

Given:

Consider the given conditions,

  • Input = False
  • EN = 0
  • TT = 0
  • DN = 0

Explanation:

  • The given program uses TON, so if the input is true, then the instruction will start to execute the program...

Explanation of Solution

d.

Given:

Consider the given conditions,

  • Input = True
  • EN = 1
  • TT = 0
  • DN = 1

Explanation:

The given program uses TON, so if the input is true, then the instruction will start to execute the program.

  • The timer “T4:0” will start timing and the EN signal bits get activated...

Blurred answer
Students have asked these similar questions
Draw a ladder logic diagram for the timer scenario shown.
Draw a ladder logic diagram for the timer scenario shown (draw out the timer delays too)
2. Draw the timing diagram for the Clocked SR flip-flop at each of the instants t0 to t6 as described in the class meeting.      a. at t0, Q is low, S is low, R is low      b. at t0, Q is high, S is low, R is low      Be sure to include the clock signal in the timing diagram.
Knowledge Booster
Background pattern image
Computer Science
Learn more about
Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, computer-science and related others by exploring similar questions and additional content below.
Similar questions
SEE MORE QUESTIONS
Recommended textbooks for you
Text book image
Database System Concepts
Computer Science
ISBN:9780078022159
Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan
Publisher:McGraw-Hill Education
Text book image
Starting Out with Python (4th Edition)
Computer Science
ISBN:9780134444321
Author:Tony Gaddis
Publisher:PEARSON
Text book image
Digital Fundamentals (11th Edition)
Computer Science
ISBN:9780132737968
Author:Thomas L. Floyd
Publisher:PEARSON
Text book image
C How to Program (8th Edition)
Computer Science
ISBN:9780133976892
Author:Paul J. Deitel, Harvey Deitel
Publisher:PEARSON
Text book image
Database Systems: Design, Implementation, & Manag...
Computer Science
ISBN:9781337627900
Author:Carlos Coronel, Steven Morris
Publisher:Cengage Learning
Text book image
Programmable Logic Controllers
Computer Science
ISBN:9780073373843
Author:Frank D. Petruzella
Publisher:McGraw-Hill Education