HW1_Solution

.pdf

School

California State University, Long Beach *

*We aren’t endorsed by this school

Course

301

Subject

Computer Science

Date

Feb 20, 2024

Type

pdf

Pages

2

Uploaded by HighnessOxideMouse18

Report
HW #1 - Solution CECS 301 - Spring 2022 © Amin Rezaei Question 2: A universal gate is a gate which can implement any Boolean function without need to use any other gate type. The NAND and NOR gates are universal gates. Design a two-input XOR gate using two-input NAND gates. Question 3: Reduce each of the following expressions: (a) (DeMorgan's) (Commutative) (Associative) (Identity) (Identity) (b) (Identity) (Identity & DeMorgan's) (Inverse Distributive) (Identity) (Identity) Question 4: Determine the minimized SOP and minimized POS forms of the output function from the following K-map . Note that the “X” sign corresponds to a “don’t care” condition that represents either logic 0 or logic 1. Minimized SOP: Minimized POS:
HW #1 - Solution CECS 301 - Spring 2022 © Amin Rezaei Question 5: Implement the function using: (a) One 8-1 MUX. (b) One 4-1 MUX (and Inverters if you need.) 8:1 4:1 A B C Out Out 0 0 0 1 1 0 0 1 1 0 1 0 1 0 1 1 0 1 0 0 1 1 1 0 1 1 1 1 0 1 1 1 1 0 (a) (b) Solution 1 (b) Solution 2 Question 6: Design a two-bit ripple-carry adder & subtractor using one-bit full-adders and logic gates. The design should have a selection bit to choose between addition & subtraction. The design should also preserve the overflow flag. When Sel = 0, the system functions as a 2-bit adder. When Sel = 1, the system functions as a 2-bit subtractor.
Your preview ends here
Eager to read complete document? Join bartleby learn and gain access to the full version
  • Access to all documents
  • Unlimited textbook solutions
  • 24/7 expert homework help