Suppose a computer system has a memory organization with only three levels of hierarchy, a cache, a main memory and a hard drive. Access times and miss rates are given in Table below. Now find the followings: Access Time Memory Unit Hit Rate (Cycles) Cache 90% Main memory 105 95.50% Hard drive 1,080,000 0% 1. Miss rate of the main memory. 2. Average memory access time. 3. For 1350 cache hits, find the number of total cache accesses while hit rate is given in Table 4. If number of hits are 1350 and cache hit rate is given in Table then how many times data has been provided from main memory?

Suppose a computer system has a memory organization with only three levels of hierarchy, a cache, a main memory and a hard drive. Access times and miss rates are given in Table below. Now find the followings: Access Time Memory Unit Hit Rate (Cycles) Cache 90% Main memory 105 95.50% Hard drive 1,080,000 0% 1. Miss rate of the main memory. 2. Average memory access time. 3. For 1350 cache hits, find the number of total cache accesses while hit rate is given in Table 4. If number of hits are 1350 and cache hit rate is given in Table then how many times data has been provided from main memory?

Operations Research : Applications and Algorithms

4th Edition

ISBN:9780534380588

Author:Wayne L. Winston

Publisher:Wayne L. Winston

Chapter20: Queuing Theory

Section20.10: Exponential Queues In Series And Open Queuing Networks

Problem 11P

See similar textbooks

Similar questions

If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the fetch cycle is 40% of the processor cycle time, what memory access speed is required to implement load operations with zero wait states and load operations with two wait states?
Consider a demand-paged computer system where the degree of multiprogramming is currently fixed at seven. The system was recently measured to determine utilization of the CPU and the paging disk. Three alternative results are shown below. For each case, what is happening? Can the degree of multiprogramming be increased to increase the CPU utilization? Is the paging helping? Justify.a. CPU utilization 10 percent; disk utilization 95 percentb. CPU utilization 95 percent; disk utilization 1 percentc. CPU utilization 10 percent; disk utilization 5 percen
A 32-bit computer has a memory of 256 KB and a cache line size of 64 bytes. The memory cache access time is 5ns. This cache is 4-way associative and use LRU as a replacement algorithm. a) What is the number of lines and sets of this memory cache? b) What is the block size transferred between the cache memory and the main memory? c) If the time to transfer a line to cache memory is 200 ns, what is the hit ratio needed to obtain an average access time of 20 ns?
A computer has a cache, main memory, and a disk used for virtual memory. If a referenced word is in the cache, 20 ns are required to access it. If it is in main memory but not in the cache, 60 ns are needed to load it into the cache, then the reference is started again. If the word is not in main memory, 12 ms (not ns) are required to fetch the word from disk, then the reference is started again. The cache hit ratio is 0.9 and the main memory hit ratio is 0.06. What is the average time in ns required to access a referenced word on this system?
You have a byte-addressable virtual memory system with a two-entry TLB, a 2-way set-associative cache, and a page table for a process P. Assume cache blocks of 8 bytes and page size of 16 bytes. In the system below, main memory is divided into blocks, where each block is represented by a letter. Two blocks equal one frame. Given the system state as depicted above, Given virtual address 0x06 converts to physical address 0x36. Show the format for a physical address (specify the field names and sizes) that is used to determine the cache location for this address. Explain how to use this format to determine where physical address 0x36 would be located in cache. (Hint: Convert 0x36 to binary and divide it into the appropriate fields.)
Suppose that you currently have a computer system with the following two characteristics:There are only three components that determine the overall performance — CPU, memory, and disk.For any given computation, the system spends 30% of the time for CPU, 40% of the time for memory,and 30% of the time for disk. Now suppose that you want to purchase a new system that improves theperformance in the following ways:The memory performance is 4 times faster over your current system, the disk performance is 5 timesfaster over your current system and everything else is the same. Using Amdahl’s Law, calculate theoverall speedup of the new system over your current system.
Consider a 512 KB cache system used in our laptop. The access time for the cache is 25 ns, and the memory access time is 200 ns. Assuming a miss rate of 25%, what would be the average memory access time?
Draw the mapping cache memory for this system and view the details of the connection between cache memory and main memory with this parameter ? Cache is divide into two memories (one for data and another for instruction) Cache size 16 bytes (8 for data 8 for instruction) Block line size 16bytes Main memory size is 16Mbytes and each byte addressing to 24 bit address Cache design 2-way set associative
You have a byte-addressable virtual memory system with a two-entry TLB, a 2-way set-associative cache, and a page table for a process P. Assume cache blocks of 8 bytes and page size of 16 bytes. In the system below, main memory is divided into blocks, where each block is represented by a letter. Two blocks equal one frame. Given the system state as depicted above, How many bits are in a physical address? Explain.
Consider a two-tier memory system consisting of cache (SRAM) and main memory (DRAM). The cache access time is 1 nsec and the main memory access time is 50 nsecs. (1 nsec = 1 ́ 10-9 secs). (a) What is the overall memory access time given a cache hit rate of 95%? (b) What will the cache hit rate need to be if the overall memory access time in (a) is to be halved?
Suppose you have a processor with a base CPI 1.0, assuming all references hit in theprimary cache (L1), and a clock rate of 3 GHz. Assume that you have two caches (L1and L2). L2 cache access time is 10 ns and main memory access time is 200 ns,including all the miss handling. Suppose the miss rate per instruction at the L1 cache is10%, L2 cache is 5%.a) What is the effective CPI?b) What will be the effective CPI if we add a new cache (L3) that has 50 nsaccess time and reduce the miss rate to main memory to 1%?
A system with simple paged memory management has addresses of B bits and pages of size P KiB. If all memory is pageable, what is the maximum number of items contained in a process's page table? What if K KiB are reserved for the kernel and are not pageable? Also suppose that the page table is organized in 2 levels, so that the page directory (first level) is addressed by D bits. How many bits will be used to address the second level? How many entries will there be, at most, among all the tables of the pages (first and second level) of a process?