MICROELECT. CIRCUIT ANALYSIS&DESIGN (LL)
MICROELECT. CIRCUIT ANALYSIS&DESIGN (LL)
4th Edition
ISBN: 9781266368622
Author: NEAMEN
Publisher: MCG
bartleby

Concept explainers

bartleby

Videos

Question
Book Icon
Chapter 16, Problem D16.11P

(a)

To determine

The design parameter for the circuit.

(a)

Expert Solution
Check Mark

Answer to Problem D16.11P

The required value of the width to length ratio of the driver is 5.0408 and of the load is 2.47 .

Explanation of Solution

Calculation:

The given diagram is shown in Figure 1

  MICROELECT. CIRCUIT ANALYSIS&DESIGN (LL), Chapter 16, Problem D16.11P

The expression to determine the power dissipated in the circuit is given by,

  PD=iDVDD

Substitute 1.8V for VDD and 80μW for PD in the above equation.

  80μW=iD(1.8V)iD=44.44μA

The expression to determine the value of the drain current is given by,

  iD=( k n2)(WL)L(V TNL)2

Substitute 44.44μA for iD , 100μA/V2 for kn and 0.6V for VTNL in the above equation.

  44.44μA=( 100 μA/ V 2 2)( W L)L(( 0.6V))2( W L)L=2.47

The expression to determine the value of the width to length ratio of the driver and the load transistor is given by,

  KDKL=[( V TNL )]2[2( v I V TND)vO( v O )2]

Substitute 1.8V for vI , 0.3V for VTND , 0.06V for vO and 0.6V for VTNL in the above equation.

  KDKL= [ ( 0.6V )]2[2( 1.8V0.3V)( 0.06V) ( 0.06V ) 2]=2.0408

The expression for the ratio of the width to length ratio of driver to transistor is given by,

  KDKL=( W L )D( W L )L

Substitute 2.0408 for KDKL and 2.47 for (WL)L in the above equation.

  2.0408= ( W L )D2.47( W L)D=5.0408

Conclusion:

Therefore, the required value of the width to length ratio of the driver is 5.0408 and of the load is 2.47 .

(b)

To determine

The transition for the driver and the load transistor.

(b)

Expert Solution
Check Mark

Answer to Problem D16.11P

The value of the input transition point or the load is 0.720V and the value of the output transition point is 1.2V . In case of the driver the output transition point is 0.720V and the value of the input transition point is 0.420V .

Explanation of Solution

Calculation:

For load.

The expression to determine the value of the output transition point is given by,

  vOt=VDD+VTNL

Substitute 1.8V for VDD and 0.6V for VTNL in the above equation.

  vOt=1.8V+(0.6V)=1.2V

The expression to determine the input transition point is given by,

  KDKL(vItVTND)=(VTNL)

Substitute 2.0408 for KDKL , 0.3V for VTND and 0.6V for VTNL in the above equation.

  2.0408(v It0.3V)=(( 0.6V))vIt=0.720V

For driver.

The expression to determine the input transition point is given by,

  KDKL(vItVTND)=(VTNL)

Substitute 2.0408 for KDKL , 0.3V for VTND and 0.6V for VTNL in the above equation.

  2.0408(v It0.3V)=(( 0.6V))vIt=0.720V

The expression to determine the value of the output transition point is given by,

  vOt=vItVTND

Substitute 0.720V for vIt and 0.3V for VTND in the above equation.

  vOt=0.720V0.3V=0.420V

  vIt

Conclusion:

Therefore, the value of the input transition point or the load is 0.720V and the value of the output transition point is 1.2V . In case of the driver the output transition point is 0.720V and the value of the input transition point is 0.420V .

(c)

To determine

The value of maximum power dissipation in the inverter and the output voltage for the given input.

(c)

Expert Solution
Check Mark

Answer to Problem D16.11P

The value of the output voltage is 0.03V and the power dissipated in the circuit is 80μW .

Explanation of Solution

Calculation:

The power dissipation is same even if the width to length ratio of the driver is doubled and is given by,

  PD=80μW

The expression to determine the value of the drain current is given by,

  iD=( k n2)(WL)L(V TNL)2

Substitute 44.44μA for iD , 100μA/V2 for kn and 0.6V for VTNL in the above equation.

  44.44μA=( 100 μA/ V 2 2)( W L)L(( 0.6V))2( W L)L=2.47

The expression for the width to length ratio of the driver is given by,

  (WL)D=2(WL)L

Substitute 2.47 for (WL)L in the above equation.

  ( W L)D=2(2.47)=10..816

The expression for the ratio of the width to length ratio of driver to transistor is given by,

  KDKL=( W L )D( W L )L

Substitute 10..816 for (WL)D and 2.47 for (WL)L in the above equation.

  KDKL=10..8162.47=4.081

The expression to determine the value of the output voltage is given by,

  KDKL=[( V TNL )]2[2( v I V TND)vO( v O )2]

Substitute 1.8V for vI , 0.3V for VTND , 4.081 for KDKL and 0.6V for VTNL in the above equation.

  4.081= [ ( 0.6V )]2[2( 1.8V0.3V)( v O ) ( v O ) 2]4.081[3vOvO2]=0.36vO=2.97V,0.03V

Conclusion:

Therefore, the value of the output voltage is 0.03V and the power dissipated in the circuit is 80μW .

Want to see more full solutions like this?

Subscribe now to access step-by-step solutions to millions of textbook problems written by subject matter experts!
Students have asked these similar questions
If,for a single phase half bridge inverter the amplitude of output voltage is Vs and the output power is P then their corresponding values for a single phase full-bridge inverter are a. 2Vs,2P b. 2Vs,4P c. 2Vs,P d. Vs,P
Wire delay I. Calculate the delay of a 10 mm wire in 28 nm technology that is divided into 20 0.5 mm segments with a 20× minimum-size inverter driving each segment.
If a 3 phase inverter is feeding an appliance that is rated as 207v AC, 60Hz, 100kVA, compute the minimum DC input voltage, that must be feed to the inverter. Assume the Modulation Index Ma to 1. ...

Chapter 16 Solutions

MICROELECT. CIRCUIT ANALYSIS&DESIGN (LL)

Ch. 16 - Consider the NMOS logic circuit in Figure 16.18....Ch. 16 - Repeat Exercise TYU 16.5 for the NMOS logic...Ch. 16 - The CMOS inverter in Figure 16.21 is biased at...Ch. 16 - swA CMOS inverter is biased at VDD=3V . The...Ch. 16 - A CMOS inverter is biased at VDD=1.8V . The...Ch. 16 - Prob. 16.7TYUCh. 16 - Repeat Exercise Ex 16.9 for a CMOS inverter biased...Ch. 16 - Determine the transistor sizes of a 3input CMOS...Ch. 16 - Design the widthtolength ratios of the transistors...Ch. 16 - Design a static CMOS logic circuit that implements...Ch. 16 - Prob. 16.10TYUCh. 16 - Prob. 16.11TYUCh. 16 - Sketch a clocked CMOS logic circuit that realizes...Ch. 16 - Prob. 16.12EPCh. 16 - Prob. 16.13TYUCh. 16 - Consider the CMOS transmission gate in Figure...Ch. 16 - Prob. 16.15TYUCh. 16 - Prob. 16.14EPCh. 16 - Prob. 16.16TYUCh. 16 - Prob. 16.17TYUCh. 16 - Sketch the quasistatic voltage transfer...Ch. 16 - Sketch an NMOS threeinput NOR logic gate. Describe...Ch. 16 - Discuss how more sophisticated (compared to the...Ch. 16 - Sketch the quasistatic voltage transfer...Ch. 16 - Discuss the parameters that affect the switching...Ch. 16 - Prob. 6RQCh. 16 - Sketch a CMOS threeinput NAND logic gate. Describe...Ch. 16 - sDiscuss how more sophisticated (compared to the...Ch. 16 - Prob. 9RQCh. 16 - Sketch an NMOS transmission gate and describe its...Ch. 16 - Sketch a CMOS transmission gate and describe its...Ch. 16 - Discuss what is meant by pass transistor logic.Ch. 16 - Prob. 13RQCh. 16 - Prob. 14RQCh. 16 - Prob. 15RQCh. 16 - Describe the basic architecture of a semiconductor...Ch. 16 - ‘Sketch a CMOS SRAM cell and describe its...Ch. 16 - Prob. 18RQCh. 16 - Describe a maskprogrammed MOSFET ROM memory.Ch. 16 - Describe the basic operation of a floating gate...Ch. 16 - Prob. 16.1PCh. 16 - Prob. 16.2PCh. 16 - (a) Redesign the resistive load inverter in Figure...Ch. 16 - Prob. D16.4PCh. 16 - Prob. 16.5PCh. 16 - Prob. D16.6PCh. 16 - Prob. 16.7PCh. 16 - Prob. 16.8PCh. 16 - For the depletion load inverter shown in Figure...Ch. 16 - Prob. 16.10PCh. 16 - Prob. D16.11PCh. 16 - Prob. D16.12PCh. 16 - Prob. 16.13PCh. 16 - For the two inverters in Figure P16.14, assume...Ch. 16 - Prob. 16.15PCh. 16 - Prob. 16.16PCh. 16 - Prob. 16.17PCh. 16 - Prob. 16.18PCh. 16 - Prob. D16.19PCh. 16 - Prob. 16.20PCh. 16 - Prob. 16.21PCh. 16 - Prob. 16.22PCh. 16 - In the NMOS circuit in Figure P16.23, the...Ch. 16 - Prob. 16.24PCh. 16 - Prob. 16.25PCh. 16 - Prob. 16.26PCh. 16 - What is the logic function implemented by the...Ch. 16 - Prob. D16.28PCh. 16 - Prob. D16.29PCh. 16 - Prob. 16.31PCh. 16 - Prob. 16.32PCh. 16 - Prob. 16.33PCh. 16 - Consider the CMOS inverter pair in Figure P16.34....Ch. 16 - Prob. 16.35PCh. 16 - Prob. 16.36PCh. 16 - Prob. 16.37PCh. 16 - Prob. 16.38PCh. 16 - Prob. 16.39PCh. 16 - (a) A CMOS digital logic circuit contains the...Ch. 16 - Prob. 16.41PCh. 16 - Prob. 16.42PCh. 16 - Prob. 16.43PCh. 16 - Prob. 16.44PCh. 16 - Prob. 16.45PCh. 16 - Prob. 16.46PCh. 16 - Prob. 16.47PCh. 16 - Prob. 16.48PCh. 16 - Prob. 16.49PCh. 16 - Prob. 16.50PCh. 16 - Prob. 16.51PCh. 16 - Prob. 16.52PCh. 16 - Prob. D16.53PCh. 16 - Figure P16.54 is a classic CMOS logic gate. (a)...Ch. 16 - Figure P16.55 is a classic CMOS logic gate. (a)...Ch. 16 - Consider the classic CMOS logic circuit in Figure...Ch. 16 - (a) Given inputs A,B,C,A,B and C , design a CMOS...Ch. 16 - (a) Given inputs A, B, C, D, and E, design a CMOS...Ch. 16 - (a) Determine the logic function performed by the...Ch. 16 - Prob. D16.60PCh. 16 - Prob. 16.61PCh. 16 - Prob. 16.62PCh. 16 - Sketch a clocked CMOS domino logic circuit that...Ch. 16 - Sketch a clocked CMOS domino logic circuit that...Ch. 16 - Prob. D16.65PCh. 16 - Prob. 16.66PCh. 16 - Prob. 16.67PCh. 16 - The NMOS transistors in the circuit shown in...Ch. 16 - Prob. 16.69PCh. 16 - Prob. 16.70PCh. 16 - Prob. 16.71PCh. 16 - (a) Design an NMOS pass transistor logic circuit...Ch. 16 - Prob. 16.73PCh. 16 - What is the logic function implemented by the...Ch. 16 - Prob. 16.75PCh. 16 - Prob. 16.76PCh. 16 - Prob. 16.77PCh. 16 - Consider the NMOS RS flipflop in Figure 16.63...Ch. 16 - Prob. 16.79PCh. 16 - Consider the circuit in Figure P16.80. Determine...Ch. 16 - Prob. D16.81PCh. 16 - Prob. 16.82PCh. 16 - Prob. 16.83PCh. 16 - Prob. 16.84PCh. 16 - (a) A 1 megabit memory is organized in a square...Ch. 16 - Prob. 16.86PCh. 16 - Prob. 16.87PCh. 16 - Prob. 16.88PCh. 16 - Prob. D16.89PCh. 16 - Prob. 16.90PCh. 16 - Prob. 16.91PCh. 16 - Prob. 16.92PCh. 16 - Prob. D16.93PCh. 16 - Prob. D16.94PCh. 16 - Prob. D16.95PCh. 16 - An analog signal in the range 0 to 5 V is to be...Ch. 16 - Prob. 16.97PCh. 16 - Prob. 16.98PCh. 16 - Prob. 16.99PCh. 16 - The weightedresistor D/A converter in Figure 16.90...Ch. 16 - The Nbit D/A converter with an R2R ladder network...Ch. 16 - Prob. 16.102PCh. 16 - Prob. 16.103PCh. 16 - Prob. 16.104PCh. 16 - Prob. 16.105PCh. 16 - Design a classic CMOS logic circuit that will...Ch. 16 - Prob. D16.111DPCh. 16 - Prob. D16.112DPCh. 16 - Prob. D16.113DP
Knowledge Booster
Background pattern image
Electrical Engineering
Learn more about
Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, electrical-engineering and related others by exploring similar questions and additional content below.
Similar questions
SEE MORE QUESTIONS
Recommended textbooks for you
Text book image
Introductory Circuit Analysis (13th Edition)
Electrical Engineering
ISBN:9780133923605
Author:Robert L. Boylestad
Publisher:PEARSON
Text book image
Delmar's Standard Textbook Of Electricity
Electrical Engineering
ISBN:9781337900348
Author:Stephen L. Herman
Publisher:Cengage Learning
Text book image
Programmable Logic Controllers
Electrical Engineering
ISBN:9780073373843
Author:Frank D. Petruzella
Publisher:McGraw-Hill Education
Text book image
Fundamentals of Electric Circuits
Electrical Engineering
ISBN:9780078028229
Author:Charles K Alexander, Matthew Sadiku
Publisher:McGraw-Hill Education
Text book image
Electric Circuits. (11th Edition)
Electrical Engineering
ISBN:9780134746968
Author:James W. Nilsson, Susan Riedel
Publisher:PEARSON
Text book image
Engineering Electromagnetics
Electrical Engineering
ISBN:9780078028151
Author:Hayt, William H. (william Hart), Jr, BUCK, John A.
Publisher:Mcgraw-hill Education,
NMOS vs PMOS and Enhancement vs Depletion Mode MOSFETs | Intermediate Electronics; Author: CircuitBread;https://www.youtube.com/watch?v=kY-ka0PriaE;License: Standard Youtube License