Evaluate the effect of the instruction LDR r1, [r2], #4, given the initial values below. What is the final values of (and pointed by) all the registers? What is the addressing mode of the given instruction? Registers: r1 = 30 r2 = 1004 r3 = 50 Memory Address Value 1000 15 1004 20 1008 1012 13 O r1=20,r2=1004, r3=50, pre-indexing auto-indexing mode O r1=20, r2=20, r3=20, pre-indexing mode O r1=20, r2=1004, r3=30, post auto-indexing mode O r1=20, r2=1008, r3=50, auto-indexing post indexing mode

Evaluate the effect of the instruction LDR r1, [r2], #4, given the initial values below. What is the final values of (and pointed by) all the registers? What is the addressing mode of the given instruction? Registers: r1 = 30 r2 = 1004 r3 = 50 Memory Address Value 1000 15 1004 20 1008 1012 13 O r1=20,r2=1004, r3=50, pre-indexing auto-indexing mode O r1=20, r2=20, r3=20, pre-indexing mode O r1=20, r2=1004, r3=30, post auto-indexing mode O r1=20, r2=1008, r3=50, auto-indexing post indexing mode

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter4: Processor Technology And Architecture

Section: Chapter Questions

Problem 2PE: If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the...

See similar textbooks

Similar questions

Will upvote! Find the memory address of the next instruction executed by the microprocessor, when operated in the real mode, for the following CS:IP and 80286 register combinations: a. DS=2F2E & DX=9D64 b. CS=9F7A & IP=AB27 c. ES=DE21 & DI=D75F d. SS=FF5C & BP=92B8 e. DS=DC67 & CX=2FE8
Registers in RISC-V are 64-bit. For the sake of simplicity, consider the following instructions operating on 32-bit registers. Assume that registers x5 and x6 hold the values 0xBBBBBBBB and 0x00000000, respectively. What is the value in x6 for the followingslli x6, x5, 6 Using the result from the part above, what is the value in x6 for the following instruction. srli x6, x6, 6
Assume that the state of the 8088’s registers and memory just prior to the executionof each instruction in problem 15 is as follows: * in photos*What result is produced in the destination operand by executing instructions (a)through (k)? *only b,c,e,g* b) ADC SI, AX(c) INC BYTE PTR [0100H] (e) SBB DL, [0200H] (g) NEG BYTE PTR [DI]+0010H
Assume that the state of the 8088’s registers and memory just prior to the executionof each instruction in problem 15 is as follows: * in photos*What result is produced in the destination operand by executing instructions (a)through (k)? *only h through k* (h) MUL DX(i) IMUL BYTE PTR [BX+SI](j) DIV BYTE PTR [SI]+0030H(k) IDIV BYTE PTR [BX][SI]+0030H
For the following assembly code that is vaguely MIPS-like, trace its execution in both the R3000 and R4000 pipelines using a Gantt chart (or table of some kind).LOAD R1, Memory(12340)LOAD R2, Memory(12350)ADD R3, R1, R2 // R3 = R1 + R2ADD R3, R3, R3 // R3 = R3 + R3STORE R3, Memory(12360) I know other students have posted similar questions and they are answered, but those answers do not seem correct to me, so please do not copy from them.
Evaluate the statement below and show how to compile it into MIPS (Million Instructions Per Second) code by using instruction set machine of three-address, two-address, and one-address. F = (X+Y) (V-W)
333: E8B3 8B3: 0A12 A12: 2153 Since the contents of the relevant addresses are 333 in the basic computer given above, the initial value of the PC is 333; When fetching and executing an indirectly addressing ISZ instruction, write the contents of the following registers in hexadecimal (hex) format for the T5 time. AR ........... DR......... IR ........... PC ........... SC ...........
MARIE saves the return address for a subroutine in memory, at a location designated by the JnS instruction. In some architectures, this address is stored in a register, and in many it is stored on a stack. Which of these methods would best handle recursion? Explain your answer. (Hint: Recursion implies many subroutine calls.)
What will be the values stored in registers r1 and r0 after the execution of the instruction mul r16, r17 if r16 and r17 originally contain the following values? (a) 0x58 and 0x37 (b) 0x29 and 0x49
Computer Architecture (Already submit this question, but I think I got wrong solution) Consider a computer that has a number of registers such that the three registers R0 =1500, R1 = 4500, and R2 = 1000 Show the effective address of memory and the registers’ contents in each of the following instructions 1. ADD (R1), R2 2. MOVE 500(R0), R2 3. ADD (40), R1 4. SUBTRACT (5000), R2 5. ADD #30, R2
1. T/F - if (B)=006000 (PC)=003600 (X)=000090, for the machine instruction 0x032026, the target address is 003000.2. T/F – PC register stores the return address for subroutine jump.3. T/F – S register contains a variety of information such as condition code.4. T/F – INPUT WORD 1034 – This means Operating system should reserve 1034 bytes in memory5. T/F - In a two pass assembler, adding literals to literal table and address resolution of local symbol are done using first pass and second pass respectively.
Write the MIPS code translation with only add and sub instructions. Assignment (not given): f - $s0 g-$t0 h-$t2 i-$t3 j-$t4 MIPS code add $s0,$t0,$t2 Assembly code : add k, g , h # k is a new ver addi n, i, -1 # n is a new ver sub f, k, n MIPS code: add $t5, $t0, $t2 #k = $t5