Programmable Logic Controllers
5th Edition
ISBN: 9780073373843
Author: Frank D. Petruzella
Publisher: McGraw-Hill Education
expand_more
expand_more
format_list_bulleted
Expert Solution & Answer
Chapter 15.6, Problem 4P
Explanation of Solution
Modified FBD
The modified FBD program for an up/down counter is given below.
Explanation:
From the above program,
- When a part enters the buffer zone, the pilot light “PL_1” turns “ON” and also the “Enter_Limit_Sw” is activated and the input “CUEnable” goes true to increase the counter value by “1”...
Expert Solution & Answer
Want to see the full answer?
Check out a sample textbook solution
Students have asked these similar questions
Create an asynchronous, synchronus counter with the required time duration.
Write a Verilog code with testbench for 16-bit up/down counter with synchronous reset and synchronous up/down.If up/down is set the counter is up counter and if it is not set, the counter is a down counter.
Execute the module code, testbench code, and the simulation results. PLEASE EXECUTE CODE IN VERILOG
Draw and explain the 4-bit controlled buffer register.
Chapter 15 Solutions
Programmable Logic Controllers
Ch. 15.1 - Prob. 1RQCh. 15.1 - Prob. 2RQCh. 15.1 - Prob. 3RQCh. 15.1 - Prob. 4RQCh. 15.1 - Prob. 5RQCh. 15.1 - Prob. 6RQCh. 15.1 - Prob. 7RQCh. 15.1 - Prob. 8RQCh. 15.1 - Prob. 9RQCh. 15.1 - Prob. 10RQ
Ch. 15.1 - Prob. 11RQCh. 15.1 - Compare the accessibility of program scope and...Ch. 15.1 - Prob. 13RQCh. 15.1 - What is the difference between a produced tag and...Ch. 15.1 - Prob. 15RQCh. 15.1 - State the data type used for each of the...Ch. 15.1 - Describe the make-up of a predefined structure.Ch. 15.1 - Describe the make-up of a module-defined...Ch. 15.1 - Describe the make-up of a user-defined structure.Ch. 15.1 - Prob. 20RQCh. 15.1 - Prob. 21RQCh. 15.1 - Prob. 22RQCh. 15.1 - Prob. 23RQCh. 15.2 - Prob. 1RQCh. 15.2 - Prob. 2RQCh. 15.2 - Prob. 3RQCh. 15.2 - Prob. 4RQCh. 15.2 - Prob. 5RQCh. 15.2 - Prob. 6RQCh. 15.2 - Prob. 7RQCh. 15.2 - Prob. 8RQCh. 15.2 - Prob. 9RQCh. 15.2 - Prob. 10RQCh. 15.2 - Prob. 11RQCh. 15.2 - Extend control of the original ControlLogix...Ch. 15.2 - Prob. 3PCh. 15.3 - Prob. 1RQCh. 15.3 - Prob. 2RQCh. 15.3 - Prob. 3RQCh. 15.3 - Prob. 4RQCh. 15.3 - Prob. 5RQCh. 15.3 - Prob. 6RQCh. 15.3 - Prob. 7RQCh. 15.3 - Prob. 8RQCh. 15.3 - Prob. 9RQCh. 15.3 - Prob. 10RQCh. 15.3 - Prob. 11RQCh. 15.3 - Prob. 12RQCh. 15.3 - Modify the original CLX ten-second TON timer...Ch. 15.3 - Prob. 2PCh. 15.3 - Prob. 3PCh. 15.3 - Prob. 4PCh. 15.3 - Prob. 5PCh. 15.3 - Prob. 6PCh. 15.4 - Prob. 1RQCh. 15.4 - Prob. 2RQCh. 15.4 - Prob. 3RQCh. 15.4 - Prob. 4RQCh. 15.4 - Prob. 5RQCh. 15.4 - Prob. 6RQCh. 15.4 - Prob. 7RQCh. 15.4 - Prob. 1PCh. 15.4 - Prob. 2PCh. 15.5 - Prob. 1RQCh. 15.5 - Prob. 2RQCh. 15.5 - Prob. 3RQCh. 15.5 - Prob. 4RQCh. 15.5 - Prob. 5RQCh. 15.5 - Construct a ControlLogix ladder rung with compare...Ch. 15.5 - Prob. 2PCh. 15.5 - A single pole switch is used in place of the two...Ch. 15.6 - Prob. 1RQCh. 15.6 - Name the four basic elements of an FBD.Ch. 15.6 - Prob. 3RQCh. 15.6 - Prob. 4RQCh. 15.6 - Prob. 5RQCh. 15.6 - Prob. 6RQCh. 15.6 - Prob. 7RQCh. 15.6 - Prob. 8RQCh. 15.6 - Prob. 9RQCh. 15.6 - Prob. 10RQCh. 15.6 - Prob. 11RQCh. 15.6 - How is a function block feedback loop created?Ch. 15.6 - Prob. 13RQCh. 15.6 - Prob. 14RQCh. 15.6 - Prob. 1PCh. 15.6 - Prob. 2PCh. 15.6 - Prob. 3PCh. 15.6 - Prob. 4PCh. 15.6 - Prob. 5P
Knowledge Booster
Similar questions
- Behavioural Up Counter With Max Design and implement a 8-bit resetable up count, that stops counting when max is reached. The ports are: module counter( output u8_t count, input u8_t max, input logic clk, reset); The u8_t type is defined in the test bench. count is the counter's output. The counter should increment by one for even positive edge clock until the max is reached. The counter should not increment when max is reached. The counter is reset if reset = 1 when a positive edge clock occurs. The 8-bit comparator module, cmp, must be used to check when max is reached. The test bench will set max to 150 for its testing.arrow_forwardBehavioural Up Counter With Max Design and implement a 8-bit resetable up count, that stops counting when max is reached. The ports are: module counter( output u8_t count, input u8_t max, input logic clk, reset); The u8_t type is defined in the test bench. count is the counter's output. The counter should increment by one for even positive edge clock until the max is reached. The counter should not increment when max is reached. The counter is reset if reset = 1 when a positive edge clock occurs. The 8-bit comparator module, cmp, must be used to check when max is reached. The test bench will set max to 150 for its testing. Editor // include cmp module module counter( output u8_t count, input u8_t max,input logic clk, reset);logic m_test; cmp test(m_test, count, max); // complete the restendmodulearrow_forwardIn verilog a counter must be developed from 0 to 9999 with a reset and parallel loading. The reset will be a button in charge of returning the count to 0 when pressed.For this practice, the implemented circuit will only use a 7-segment BCD converter module, which will have to be managed between the different 7-segment displays at a given frequency.arrow_forward
- Consider a change to the MIPS multicycle data path that alters the register file so that it has only one read port. Describe and also illustrate (via a diagram) any additional changes that will need to be made to the data path in slide 75 in order to support this modification. Modify the control signals to indicate how the instructions will work given the modified data path.arrow_forwardWrite a Verilog code with testbench for 16-bit up/down counter with synchronous reset and synchronous up/down.If up/down is set the counter is up counter and if it is not set, the counter is a down counter.Execute the module code, testbench code, and the simulation results. PLEASE EXECUTE CODE IN ICARUSarrow_forwardThe interrupt vector table stores a different set of information for each entry.arrow_forward
- Construct a LFSR with 4 shift registers with initial condition S3 = 1, S2 = 0, S1 = 0, S0 = 1 and feedbacks p3 = 1, p2 =0, p1 = 0, p0 = 1. Write out the output sequence. What is the maximum possible length of the sequence?arrow_forwardImplement a synchronous counter from 0 to 5, and back to 0. Use VHDL for designing the counter. Design the VHDL program Simulate the design in Xilinx ISE and attach a screen capture of your simulation resultsarrow_forwardThe interrupt vector table is made up of many entries, each of which has its own independent data structure.arrow_forward
- After every interrupt ISR isarrow_forwardConsider the ASM CHART. Design only the control logic of the system. Answer the following: Design the control with multiplexers, a register, and a decoder.arrow_forwardDiscuss the Interface LED using General Purpose Input Output (GPIO) port. Investigate in further detail the operation of the GPIO ports on the MSP430F5529 Use control logic to manipulate outputs.arrow_forward
arrow_back_ios
SEE MORE QUESTIONS
arrow_forward_ios
Recommended textbooks for you
Database System ConceptsComputer ScienceISBN:9780078022159Author:Abraham Silberschatz Professor, Henry F. Korth, S. SudarshanPublisher:McGraw-Hill Education
Starting Out with Python (4th Edition)Computer ScienceISBN:9780134444321Author:Tony GaddisPublisher:PEARSON
Digital Fundamentals (11th Edition)Computer ScienceISBN:9780132737968Author:Thomas L. FloydPublisher:PEARSON
C How to Program (8th Edition)Computer ScienceISBN:9780133976892Author:Paul J. Deitel, Harvey DeitelPublisher:PEARSON
Database Systems: Design, Implementation, & Manag...Computer ScienceISBN:9781337627900Author:Carlos Coronel, Steven MorrisPublisher:Cengage Learning
Programmable Logic ControllersComputer ScienceISBN:9780073373843Author:Frank D. PetruzellaPublisher:McGraw-Hill Education
Database System Concepts
Computer Science
ISBN:9780078022159
Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan
Publisher:McGraw-Hill Education
Starting Out with Python (4th Edition)
Computer Science
ISBN:9780134444321
Author:Tony Gaddis
Publisher:PEARSON
Digital Fundamentals (11th Edition)
Computer Science
ISBN:9780132737968
Author:Thomas L. Floyd
Publisher:PEARSON
C How to Program (8th Edition)
Computer Science
ISBN:9780133976892
Author:Paul J. Deitel, Harvey Deitel
Publisher:PEARSON
Database Systems: Design, Implementation, & Manag...
Computer Science
ISBN:9781337627900
Author:Carlos Coronel, Steven Morris
Publisher:Cengage Learning
Programmable Logic Controllers
Computer Science
ISBN:9780073373843
Author:Frank D. Petruzella
Publisher:McGraw-Hill Education