Suppose that a program using the cache in Problem 6.30 references the 1-byte word at address 0x071A. Indicate the cache entry accessed and the cache byte value returned in hex. Indicate whether a cache miss occurs. If there is a cache miss, enter “___” for “Cache byte returned.” Hint Pay attention to those valid bits!
A. Address format (1 bit per box):
B. Memory reference
Parameter | Value |
Block offset (CO) | 0x____ |
Index (CT) | 0x____ |
Cache tag (CT) | 0x____ |
Cache hit? (Y/N) | |
Cache byte returned | 0x____ |
Want to see the full answer?
Check out a sample textbook solutionChapter 6 Solutions
Computer Systems: A Programmer's Perspective Plus Mastering Engineering With Pearson Etext -- Access Card Package (3rd Edition)
Additional Engineering Textbook Solutions
Starting Out with C++ from Control Structures to Objects (8th Edition)
Database Concepts (8th Edition)
Starting Out with C++: Early Objects (9th Edition)
Introduction to Programming Using Visual Basic (10th Edition)
Starting Out with Java: From Control Structures through Objects (6th Edition)
- Assume variables have logical addresses with 16-bit page numbers and 16-bit offset using the memory configuration below. (Note that each hexidecimal is 4 bits long and Ox means hexadecimal radix) Logical Address Format Physical Memory Physical Address (starting) Page Table Size (dec) 65536 65536 Frame Size (hex) Oxppppdddd Page Frame 2 Ox10000 Ox10000 Охс000 pppp: page number dddd: page offset 1 1 Oxd000 2 Охе000 Ox10000 65536 3 Oxf000 Ox10000 65536 Translate the following addresses: What is the physical address for 0x0002ffff ? What is the physical address for 0x0000abcd ?arrow_forwardAssume variables have logical addresses with 16-bit page numbers and 16-bit offset using the memory configuration below. (Note that each hexidecimal is 4 bits long and Ox means hexadecimal radix) Logical Address Format Physical Memory Physical Address (starting) Page Table Охрppdddd Page | Frame Frame Size (hex) Size (dec) 2 Охс000 Ox10000 65536 pppp: page number dddd: page offset 1 1 Оxd000 Ox10000 65536 3 2 Охе000 Ox10000 65536 3 Oxf000 Ox10000 65536 Translate the following addresses: What is the physical address for 0x0002ffff What is the physical address for Ox0000abcd ? What is the logical address for Oxf000000f ? What is the logical address for Oxc000bbcc ?arrow_forwardFor the following loop assume the array arr2[][] has never been referenced before in the code. Also assume that a cache line is 32 Bytes, and an int is 4 Bytes. 1. How many cache misses are there?arrow_forward
- For the following loop, assume the array arr2[][] has never been referenced before in the code. Also assume that a cache line is 32 Bytes, and an int is 4 Bytes. 1. How many memory references are there?2. How many cache misses are there?arrow_forwardExercise 2: A byte addressable memory has a size of 1024 MBytes. This memory is attached to a direct mapping cache of 32KBytes that contains 1024 lines. a. What is the memory address length? b. What is the block size? c. What is the number of blocks in main memory? d. What is the length in bit of: tag (T), line number (L) and byte number (W)? e. Determine in Hexadecimal the tag (T), line number (L) and byte number (W) of the following Hexadecimal memory address: 000008AE f. What is the block that contains the address 000000DE? g. Which line of the cache can hold the block containing 000000DE?arrow_forwardAssume that the integer variables f, g, and h are assigned to registers Ss0, Ss1, and Ss2 respectively. Assume that the base address of integer arrays A and B are in registers Ss3 and Ss4 respectively. Write a MIPS-32 program segment that performs the following C statement: B[g] = A[f] + A[h+2].arrow_forward
- Assume that CS=3500, DS=4500, SS=5500, SI=2200, DI=4200, BX=7300, BP=8000, AX=3420 (all values are in hex). Calculate the physical address of the memory and show the contents in each of the following: a) MOV [BP]+10,AX b) MOV [SI],AX c) MOV [BX][DI]+20,AXarrow_forward1. Windows The hypothetical machine of has two I/O instructions: 0011 Load AC from I/O 0011 Store ÁC to I/O In these cases, the 12-bit address identifies a particular I/O device. Show the program execution for the following program: Load AC from device 68. Add contents of memory location 326. Store AC to device 69. Assume that the next value retrieved from device 68 is 10 and that location 326 contains a value of 35 Windows The hypothetical machine of has two I/C 0011 Load AC from I/O 0011 Store AC to I/O In these cases, the 12-bit address identifies a parti execution for the following program:4 Load AC from device 68. Add contents of memory location 326. Store AC to device 69. Assume that the next value retrieved from devi contains a value of 35. 여기에 질문을 입력하거나 붙여 넣으세요.arrow_forward1. Write a program to store 5 consecutive bytes of data into the data segment. The first data element should be 1 and the data should be stored starting from offset position 10H. 2. Write program to exchange the contents of AL and BL using the stacks. The initial values of AL should have 4CH and BL should have 55H. 3. In the above programs, write the physical addresses of all the segment registers, as well as the logical addresses.arrow_forward
- 8Gbx32 ROM element is given. a) Specify the address line and the data number line. b) How many bits is the total storage capacity of the memory? c) The total storage capacity of the memory can be specified in Megabytes.d) If we have two 4Gbx16 ROMs, two 2Gbx16 and 2Gbx32 modules, use these elements to design the 8Gbx32 bit memory unit as block diagrams. Express it in a descriptive way.arrow_forwardA set of eight data bytes is stored in memory locations starting from XX70H. Write a program to add two bytes at a time and store the sum in the same memory locations, low order sum replacing the first byte and a carry replacing the second byte. If any pair does not generate a carry, the memory location of the second byte should be cleared. Data(H) F9, 38, A7, 56,98,52, 8F, F2arrow_forward1. Suppose a computer has 2³2 bytes of byte-addressable main memory and a cache size of 2¹5 bytes, and each cache block contains 64 bytes. a) How many blocks of main memory are there? (_ b) How many blocks of cache memory are there? (_ c) If this cache is direct-mapped, what is the format of a memory address as seen by the cache; that is, the size of the tag field_ the size of block field and the size of the offset field_ d) If this cache is fully associative, what is the format of a memory address as seen by the cache; that is, the size of the tag field_ and the size of the offset field e) If this cache is 4-way set associative, what is the format of a memory address as seen by the cache; that is, the size of the tag field_ the size of set field and the size of the offset fieldarrow_forward
- C++ for Engineers and ScientistsComputer ScienceISBN:9781133187844Author:Bronson, Gary J.Publisher:Course Technology PtrSystems ArchitectureComputer ScienceISBN:9781305080195Author:Stephen D. BurdPublisher:Cengage Learning