Microelectronics: Circuit Analysis and Design
Microelectronics: Circuit Analysis and Design
4th Edition
ISBN: 9780073380643
Author: Donald A. Neamen
Publisher: McGraw-Hill Companies, The
bartleby

Concept explainers

bartleby

Videos

Question
Book Icon
Chapter 16, Problem 16.79P
To determine

To plot: The graphof vO1 and vO with respect to v1 .

To find: The value of vO1 and vO at different values of the input voltage.

Expert Solution & Answer
Check Mark

Answer to Problem 16.79P

The required plots are shown in Figure 2 and Figure 3. The value of the voltage vO1 at input voltage of 1.5V is 2.88V , at 1.6V is 2.6928V , at 1.8V is 0.607V and at 1.7V is 0.607V<vO1<2.693V . The value of the voltage vO at input voltage of 1.5V is 0V , at 1.6V is 0.00979V , at 1.8V is 3.298V and at 1.7V is 0.00979V<vO1<3.298V .

Explanation of Solution

Given:

The given diagram is shown in Figure 1.

  Microelectronics: Circuit Analysis and Design, Chapter 16, Problem 16.79P , additional homework tip  1

Calculation:

The expression to determine the transition points VIt is given by,

  VIt=VDD+VTP+ K N K P VTN1+ K N K P

Substitute 3.3V for VDD , 0.4V for VTP , 0.2mA/V2 for KP and 0.2mA/V2 for KN and 0.5V for VTN in the above equation.

  VIt=3.3V+( 0.4V)+ 0.2 mA/ V 2 0.2 mA/ V 2 ( 0.5V)1+ 0.2 mA/ V 2 0.2 mA/ V 2 =1.6V

Case(i)

The expression to determine the output voltage of the first CMOS inverter is given by,

  Kn(vIV TN)2=Kp[2(VDDvI+VTP)( V DD v O1)2]

Substitute 1.5V for vI , 3.3V for VDD , 0.4V for VTP , 0.2mA/V2 for KP and 0.2mA/V2 for KN and 0.5V for VTN in the above equation.

  0.2mA/V2(1.5V0.5V)2=0.2mA/V2[2(( 3.3V) v I0.4V)( 3.3V v O1 )2]( v O1)23.8vO1+2.65=0vO1=( 3.8)± ( 3.8 ) 2 4( 1 )( 2.65 )2vO1=2.88V,0.9202V

The expression to determine the output voltage of the second CMOS inverter is given by,

  Kp(V DDv O1+V TP)2=Kn[(vO1VTN)vOvO2]

Substitute 2.88V for vO1 , 3.3V for VDD , 0.4V for VTP , 0.2mA/V2 for KP and 0.2mA/V2 for KN and 0.5V for VTN in the above equation.

  0.2mA/V2(3.3V2.88V0.4V)2=0.2mA/V2[(2.88V0.5V)vOvO2]( v O)24.7vO+0.0004=0vO=4.7599V,0.0001V

Thus the value of the of appropriate voltage is 0V .

Case (ii)

The expression to determine the output voltage of the first CMOS inverter is given by,

  Kn(vIV TN)2=Kp[2(VDDvI+VTP)( V DD v O1)2]

Substitute 1.6V for vI , 3.3V for VDD , 0.4V for VTP , 0.2mA/V2 for KP and 0.2mA/V2 for KN and 0.5V for VTN in the above equation.

  0.2mA/V2(1.6V0.5V)2=0.2mA/V2[2(( 3.3V)1.6V0.4V)( 3.3V v O1 )2]( v O1)24vO1+3.52=0vO1=( 4)± ( 4 ) 2 4( 1 )( 3.52 )2vO1=2.6928V,1.3072V

The bias voltage is 3.3V , thus the appropriate value of the output voltage is 2.693V

The expression to determine the output voltage of the second CMOS inverter is given by,

  Kp(V DDv O1+V TP)2=Kn[(vO1VTN)vOvO2]

Substitute 2.693V for vO1 , 3.3V for VDD , 0.4V for VTP , 0.2mA/V2 for KP and 0.2mA/V2 for KN and 0.5V for VTN in the above equation.

  0.2mA/V2(3.3V2.693V0.4V)2=0.2mA/V2[(2.693V0.5V)vOvO2]( v O)24.386vO+0.0424829=0vO=4.3762V,0.00979V

Thus the value of the of appropriate voltage is 0.00979V .

Case (iii)

The expression to determine the output voltage of the first CMOS inverter is given by,

  Kp(V DDvI+V TP)2=Kn[2(vIVTN)vO1vO12]

Substitute 1.7V for vI , 3.3V for VDD , 0.4V for VTP , 0.2mA/V2 for KP and 0.2mA/V2 for KN and 0.5V for VTN in the above equation.

  .2mA/V2(3.3V1.7V0.4V)2=.2mA/V2[2(1.7V0.5V)vO1vO12]( v O1)22.6vO1+1.21=0vO1=1.99280.5V,0.6072V

The bias voltage is 3.3V , thus the appropriate value of the output voltage is 0.607V

The expression to determine the output voltage of the second CMOS inverter is given by,

  Kp(V DDv O1+V TP)2=Kn[(vO1VTN)vOvO2]

Substitute 0.607V for vO1 , 3.3V for VDD , 0.4V for VTP , 0.2mA/V2 for KP and 0.2mA/V2 for KN and 0.5V for VTN in the above equation.

  0.2mA/V2(3.3V0.607V0.4V)2=0.2mA/V2[(0.607V0.5V)vOvO2]( v O)22.014vO4.2326=0vO=3.298V

Thus the value of the of appropriate voltage is 0.00979V .

Case (iv)

The output voltage of the first and the second CMOS inverter is switching point when the input voltage is the Vit . When the transition voltage is between 1.7V the output voltage of the first CMOS inverter vO1 at vI is 1.7V a variable voltage and is in the range of 0.607Vto2.693V . In the same manner the voltage at the output of the second CMOS inverter is 1.7V and it ranger from 0.00979Vto3.398V .

The plot for the voltage between vO1 and vI is shown below.

  Microelectronics: Circuit Analysis and Design, Chapter 16, Problem 16.79P , additional homework tip  2

The plot between the second CMOS inviter output vO and the input voltage is shown below.

The required plot is shown in Figure 3

  Microelectronics: Circuit Analysis and Design, Chapter 16, Problem 16.79P , additional homework tip  3

Conclusion:

Therefore, the required plots are shown in Figure 2 and Figure 3. The value of the voltage vO1 at input voltage of 1.5V is 2.88V , at 1.6V is 2.6928V , at 1.8V is 0.607V and at 1.7V is 0.607V<vO1<2.693V . The value of the voltage vO at input voltage of 1.5V is 0V , at 1.6V is 0.00979V , at 1.8V is 3.298V and at 1.7V is 0.00979V<vO1<3.298V .

Want to see more full solutions like this?

Subscribe now to access step-by-step solutions to millions of textbook problems written by subject matter experts!
Students have asked these similar questions
What is the power-delay product for a symmetrical CMOSinverter with (W/L)N = 2/1, (W/L)P = 5/1,VDD = 2.5 V, and C = 0.3 pF? (b) Repeat forVDD = 2.0 V. (c) Repeat for VDD = 1.8 V.? How much power does the inverter dissipate if it is switching at a frequency of 100 MHz?
What are the rise time, fall time, and average propagation delay for a symmetrical CMOS inverter with (W/L)N =2/1, (W/L)P =5/1, C =0.25 pF, VDD =3.3 V, VTN =0.75 V, and VTP =−0.75 V?
In the following problem, unless otherwise stated, assume VDD = 1.8 V, μnCox = 100 μA/V 2 , μpCox = 50 μA/V 2 , λ = 0, and VTH = 0.4 V for NMOS devices and -0.5 V for PMOS devices. A CMOS inverter must achieve symmet- ric propagation delays equal to 80 ps while driving a load capacitance of 50 fF. Deter- mine (W/L)1 and (W/L)2.

Chapter 16 Solutions

Microelectronics: Circuit Analysis and Design

Ch. 16 - Consider the NMOS logic circuit in Figure 16.18....Ch. 16 - Repeat Exercise TYU 16.5 for the NMOS logic...Ch. 16 - The CMOS inverter in Figure 16.21 is biased at...Ch. 16 - swA CMOS inverter is biased at VDD=3V . The...Ch. 16 - A CMOS inverter is biased at VDD=1.8V . The...Ch. 16 - Prob. 16.7TYUCh. 16 - Repeat Exercise Ex 16.9 for a CMOS inverter biased...Ch. 16 - Determine the transistor sizes of a 3input CMOS...Ch. 16 - Design the widthtolength ratios of the transistors...Ch. 16 - Design a static CMOS logic circuit that implements...Ch. 16 - Prob. 16.10TYUCh. 16 - Prob. 16.11TYUCh. 16 - Sketch a clocked CMOS logic circuit that realizes...Ch. 16 - Prob. 16.12EPCh. 16 - Prob. 16.13TYUCh. 16 - Consider the CMOS transmission gate in Figure...Ch. 16 - Prob. 16.15TYUCh. 16 - Prob. 16.14EPCh. 16 - Prob. 16.16TYUCh. 16 - Prob. 16.17TYUCh. 16 - Sketch the quasistatic voltage transfer...Ch. 16 - Sketch an NMOS threeinput NOR logic gate. Describe...Ch. 16 - Discuss how more sophisticated (compared to the...Ch. 16 - Sketch the quasistatic voltage transfer...Ch. 16 - Discuss the parameters that affect the switching...Ch. 16 - Prob. 6RQCh. 16 - Sketch a CMOS threeinput NAND logic gate. Describe...Ch. 16 - sDiscuss how more sophisticated (compared to the...Ch. 16 - Prob. 9RQCh. 16 - Sketch an NMOS transmission gate and describe its...Ch. 16 - Sketch a CMOS transmission gate and describe its...Ch. 16 - Discuss what is meant by pass transistor logic.Ch. 16 - Prob. 13RQCh. 16 - Prob. 14RQCh. 16 - Prob. 15RQCh. 16 - Describe the basic architecture of a semiconductor...Ch. 16 - ‘Sketch a CMOS SRAM cell and describe its...Ch. 16 - Prob. 18RQCh. 16 - Describe a maskprogrammed MOSFET ROM memory.Ch. 16 - Describe the basic operation of a floating gate...Ch. 16 - Prob. 16.1PCh. 16 - Prob. 16.2PCh. 16 - (a) Redesign the resistive load inverter in Figure...Ch. 16 - Prob. D16.4PCh. 16 - Prob. 16.5PCh. 16 - Prob. D16.6PCh. 16 - Prob. 16.7PCh. 16 - Prob. 16.8PCh. 16 - For the depletion load inverter shown in Figure...Ch. 16 - Prob. 16.10PCh. 16 - Prob. D16.11PCh. 16 - Prob. D16.12PCh. 16 - Prob. 16.13PCh. 16 - For the two inverters in Figure P16.14, assume...Ch. 16 - Prob. 16.15PCh. 16 - Prob. 16.16PCh. 16 - Prob. 16.17PCh. 16 - Prob. 16.18PCh. 16 - Prob. D16.19PCh. 16 - Prob. 16.20PCh. 16 - Prob. 16.21PCh. 16 - Prob. 16.22PCh. 16 - In the NMOS circuit in Figure P16.23, the...Ch. 16 - Prob. 16.24PCh. 16 - Prob. 16.25PCh. 16 - Prob. 16.26PCh. 16 - What is the logic function implemented by the...Ch. 16 - Prob. D16.28PCh. 16 - Prob. D16.29PCh. 16 - Prob. 16.31PCh. 16 - Prob. 16.32PCh. 16 - Prob. 16.33PCh. 16 - Consider the CMOS inverter pair in Figure P16.34....Ch. 16 - Prob. 16.35PCh. 16 - Prob. 16.36PCh. 16 - Prob. 16.37PCh. 16 - Prob. 16.38PCh. 16 - Prob. 16.39PCh. 16 - (a) A CMOS digital logic circuit contains the...Ch. 16 - Prob. 16.41PCh. 16 - Prob. 16.42PCh. 16 - Prob. 16.43PCh. 16 - Prob. 16.44PCh. 16 - Prob. 16.45PCh. 16 - Prob. 16.46PCh. 16 - Prob. 16.47PCh. 16 - Prob. 16.48PCh. 16 - Prob. 16.49PCh. 16 - Prob. 16.50PCh. 16 - Prob. 16.51PCh. 16 - Prob. 16.52PCh. 16 - Prob. D16.53PCh. 16 - Figure P16.54 is a classic CMOS logic gate. (a)...Ch. 16 - Figure P16.55 is a classic CMOS logic gate. (a)...Ch. 16 - Consider the classic CMOS logic circuit in Figure...Ch. 16 - (a) Given inputs A,B,C,A,B and C , design a CMOS...Ch. 16 - (a) Given inputs A, B, C, D, and E, design a CMOS...Ch. 16 - (a) Determine the logic function performed by the...Ch. 16 - Prob. D16.60PCh. 16 - Prob. 16.61PCh. 16 - Prob. 16.62PCh. 16 - Sketch a clocked CMOS domino logic circuit that...Ch. 16 - Sketch a clocked CMOS domino logic circuit that...Ch. 16 - Prob. D16.65PCh. 16 - Prob. 16.66PCh. 16 - Prob. 16.67PCh. 16 - The NMOS transistors in the circuit shown in...Ch. 16 - Prob. 16.69PCh. 16 - Prob. 16.70PCh. 16 - Prob. 16.71PCh. 16 - (a) Design an NMOS pass transistor logic circuit...Ch. 16 - Prob. 16.73PCh. 16 - What is the logic function implemented by the...Ch. 16 - Prob. 16.75PCh. 16 - Prob. 16.76PCh. 16 - Prob. 16.77PCh. 16 - Consider the NMOS RS flipflop in Figure 16.63...Ch. 16 - Prob. 16.79PCh. 16 - Consider the circuit in Figure P16.80. Determine...Ch. 16 - Prob. D16.81PCh. 16 - Prob. 16.82PCh. 16 - Prob. 16.83PCh. 16 - Prob. 16.84PCh. 16 - (a) A 1 megabit memory is organized in a square...Ch. 16 - Prob. 16.86PCh. 16 - Prob. 16.87PCh. 16 - Prob. 16.88PCh. 16 - Prob. D16.89PCh. 16 - Prob. 16.90PCh. 16 - Prob. 16.91PCh. 16 - Prob. 16.92PCh. 16 - Prob. D16.93PCh. 16 - Prob. D16.94PCh. 16 - Prob. D16.95PCh. 16 - An analog signal in the range 0 to 5 V is to be...Ch. 16 - Prob. 16.97PCh. 16 - Prob. 16.98PCh. 16 - Prob. 16.99PCh. 16 - The weightedresistor D/A converter in Figure 16.90...Ch. 16 - The Nbit D/A converter with an R2R ladder network...Ch. 16 - Prob. 16.102PCh. 16 - Prob. 16.103PCh. 16 - Prob. 16.104PCh. 16 - Prob. 16.105PCh. 16 - Design a classic CMOS logic circuit that will...Ch. 16 - Prob. D16.111DPCh. 16 - Prob. D16.112DPCh. 16 - Prob. D16.113DP
Knowledge Booster
Background pattern image
Electrical Engineering
Learn more about
Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, electrical-engineering and related others by exploring similar questions and additional content below.
Similar questions
SEE MORE QUESTIONS
Recommended textbooks for you
Text book image
Introductory Circuit Analysis (13th Edition)
Electrical Engineering
ISBN:9780133923605
Author:Robert L. Boylestad
Publisher:PEARSON
Text book image
Delmar's Standard Textbook Of Electricity
Electrical Engineering
ISBN:9781337900348
Author:Stephen L. Herman
Publisher:Cengage Learning
Text book image
Programmable Logic Controllers
Electrical Engineering
ISBN:9780073373843
Author:Frank D. Petruzella
Publisher:McGraw-Hill Education
Text book image
Fundamentals of Electric Circuits
Electrical Engineering
ISBN:9780078028229
Author:Charles K Alexander, Matthew Sadiku
Publisher:McGraw-Hill Education
Text book image
Electric Circuits. (11th Edition)
Electrical Engineering
ISBN:9780134746968
Author:James W. Nilsson, Susan Riedel
Publisher:PEARSON
Text book image
Engineering Electromagnetics
Electrical Engineering
ISBN:9780078028151
Author:Hayt, William H. (william Hart), Jr, BUCK, John A.
Publisher:Mcgraw-hill Education,
NMOS vs PMOS and Enhancement vs Depletion Mode MOSFETs | Intermediate Electronics; Author: CircuitBread;https://www.youtube.com/watch?v=kY-ka0PriaE;License: Standard Youtube License